
# FBS-GAM01P-C-PSE

## **Features**

- Compatible with ALL EPC Space Discrete eGaN<sup>®</sup> FBG and FDA Series HEMTs
- Single Independent eGAN<sup>®</sup> Gate Driver
- Capable of Driving 5000 pF+ Loads
- Logic-Compatible Input
- Gate Bias UVLO Protection, Sensing & Reporting
- Bidirectional Shutdown Input/Power Good Output
- Internal V<sub>BIAS</sub> Overvoltage Protection
- Fast Transition Times: 30 ns, typ.
- High Speed Capability: 3.0 MHz+
- All eGaN® Switching Elements
- Integrated Driver Bypass Capacitor
- No Bipolar Technology
- Rugged-Molded SMT Package "Pillar" I/O Pads
- Compact 0.500 x 0.375 x 0.135" Size
- -40°C to +85°C Operational Range
- Commercial Screen

### **Application**

- Development Module for FBS-GAM01P-R-PSE
- High Speed DC-DC Conversion
- Synchronous Rectification
- Power Switches/Actuators
- Multi-Phase Motor Drivers



## FBS-GAM01P-C-PSE


# Single Output eGaN<sup>®</sup> Gate Driver Development Module

## Description

EPC Space's "GaN Driving GaN Technology" **FBS-GAM01P-C-PSE Single Output eGaN® Gate Driver Development Module** integrates a high-speed gate drive circuit consisting entirely of eGaN<sup>®</sup> switching elements, +5 V<sub>DC</sub> Input V<sub>BIAS</sub> under voltage monitoring and reporting, and internal output load gate bias over-voltage clamping protection within an innovative, space-efficient, 9 pin SMT over-molded epoxy package. The FBS-GAM01P-C-PSE provides an excellent engineering development platform transition to the FBS-GAM01P-R-PSE flight version. Circuit design under US Patent #10,122,274 B2, Export Commerce Controlled EAR-99

EPC·SPACE

## FBS-GAM01P-C-PSE Functional Block Diagram





(Pins 4 and 5 are No Connect)

## FBS-GAM01P-C-PSE Functional Block Diagram

9 Pin Molded SMT Package with Pillar Pins

#### Top (X-Ray) View





### FBS-GAM01P-C-PSE Configuration and Pin Assignment Table

Pin #	Pin Name	Input/Output	Pin Function
1	IN		Gate Driver Logic Input
2	V <sub>BIAS</sub>		+5 $V_{DC}$ Gate Driver Power Supply Bias Input Voltage
3	V <sub>DRV</sub>		Protected Gate Driver Power Supply Bias Input Voltage
4	N/C		No Internal Connection
5	N/C		No Internal Connection
6	OUT	0	Gate Drive Output (High Peak Current)
7	SS		Source Sense Return/Ground: 0 V (High Peak Current)
8	LGND		Logic Return/Ground
9	PG/*SD	I/O	Power Good Output/Shutdown Input

### Absolute Maximum Rating ( $T_c = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter-Conditions		Value	Units
V		DC	-0.3 to 6	
V <sub>BIAS</sub>	Gate Driver Bias Supply Voltage	50 ms	7.5	V
IN	Logic Input Voltage		-0.3 to 5.5	
T <sub>STG</sub>	Storage Junction Temperature Range		-55 to +140	
TJ	Operating Junction Temperature Range		-40 to +115	°O
T <sub>C</sub>	Case Operating Temperature Range		-40 to +85	C
T <sub>sol</sub>	Package Mounting Surface Temperature		230	
ESD	ESD Class Level (HBM)		1A	

### **Thermal Characteristics**

Symbol	Parameter-Conditions	Value	Units
$R_{\theta JC}$	Thermal Resistance Case-to-Ambient (Note 3)	40	°C/W
$R_{ extsf{ heta}JC}$	Thermal Resistance Junction-to-Case (Note 3)	11.5	C/ VV

### **OUT Static Electrical Characteristics** ( $T_c = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Conditions	S	MIN	ТҮР	MAX	Units
		$V_{BIAS} = 5 V_{DC},$	$T_{C} = 25^{\circ}C$	-	0.05	0.1	
OUT Low-Level Voltage	V <sub>OL</sub>	$IN = 0.8 V_{DC},$	$T_{\rm C} = 40^{\circ}{\rm C}$	-	0.05		
		$I_{OUT} = 50 \ \mu A$	$T_{\rm C} = 85^{\circ}{\rm C}$	-	0.1	0.15	v
	V <sub>OL</sub>	$V_{BIAS} = 5 V_{DC},$	$T_{C} = 25^{\circ}C$	4.90	4.95		V
OUT High-Level Voltage		$IN = 3 V_{DC},$ $I_{OUT} = -50 \ \mu A$	$T_{\rm C} = 40^{\circ}{\rm C}$		4.90	5	
			$T_{\rm C} = 85^{\circ}{\rm C}$	4.85	4.90	5	
OUT Pull-Down ON-State		$V_{BIAS} = 5 V_{DC},$ IN = 0.8 $V_{DC},$ I <sub>OUT</sub> = 0.25 A (Notes 1,2,3)	$T_{C} = 25^{\circ}C$	-	2.5	3.6	
Resistance (V <sub>DRV</sub> -OUT)	R <sub>DS(on)</sub>		T <sub>C</sub> = 85°C	-	3.8	9	
			T 0500		0.5	0.0	Ω
OUT Pull-Up ON-State	_	$V_{BIAS} = 5 V_{DC},$	$T_{\rm C} = 25^{\circ}{\rm C}$	-	2.5	3.6	
Resistance (V <sub>OUT</sub> -SS)	R <sub>DS(on)</sub>	IN = 3 V <sub>DC</sub> , I <sub>OUT</sub> = -0.25 A (Notes 1,2,3)	$T_{C} = 85^{\circ}C$	-	3.8	9	

### IN Logic Input Static Electrical Characteristics ( $T_c = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	ΤΥΡ	MAX	Units
Low Logic Level Input Voltage	V <sub>IL</sub>	$V_{BIAS} = 5 V_{DC}$ (Note 4)			0.8	V
High Logic Level Input Voltage	V <sub>IH</sub>	$V_{BIAS} = 5 V_{DC}$ (Note 5)	2.9			V
Low Logic Level Input Current	I <sub>IL</sub>	$V_{BIAS} = 5 \ V_{DC}, \ V_{IL} = 0.4 \ V_{DC}$	-5	+/-1	5	μA
High Logic Level Input Current	I <sub>IH</sub>	$V_{BIAS} = 5 \ V_{DC}, \ V_{IH} = 3 \ V_{DC}$	-5	+/-1	5	μA

### $V_{BIAS}$ Static Electrical Characteristics ( $T_{C} = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	ΤΥΡ	MAX	Units
V <sub>BIAS</sub> Recommended Operating Voltage Range	V <sub>BIAS</sub>		4.75	5.05	5.25	V
V <sub>BIAS</sub> Static Operating Current	I <sub>BIAS</sub>	$V_{BIAS} = 5.5 V_{DC}$		6.5	10.5	mA

### **OUT Power Switch Dynamic Electrical Characteristics** ( $T_c = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Cond	litions	MIN	TYP	MAX	Units
IN-to-OUT Turn-ON Delay Time	t <sub>d(on)</sub>	V <sub>BIAS</sub> = 5 V <sub>DC</sub> ; C <sub>OU</sub>	<sub>лт</sub> = 2200 pF		30		ns
IN-to-OUT Turn-OFF Delay Time	t <sub>d(off)</sub>	(See Switching	(Figures)		30		ns
OUT Rise Time		V <sub>BIAS</sub> = 5 V <sub>DC</sub> (See Switching Figures)	C <sub>OUT</sub> = 1000 pF		32		ns
	t <sub>r</sub>		C <sub>OUT</sub> = 2200 pF		49		
			C <sub>OUT</sub> = 5000 pF		71		
			C <sub>OUT</sub> = 1000 pF		21		
OUT Fall Time	t <sub>f</sub>		C <sub>OUT</sub> = 2200 pF		33		ns
			C <sub>OUT</sub> = 5000 pF		55		

## **Module Static and Dynamic Electrical Characteristics** ( $T_c = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	ΤΥΡ	MAX	Units
Dynamic Gate Driver Losses	P <sub>GD</sub>	$V_{BIAS} = 5 V_{DC}$		16		mW/ MHz
LGND-SS Resistance	R <sub>s</sub>			1		Ω
Minimum Switching Frequency	f <sub>s</sub>	$V_{BIAS} = 5 V_{DC}; C_{OUT} = 2200 \text{ pF}$	0			Hz
Maximum Switching Frequency	f <sub>s</sub>	(Note 3)		3.0		MHz

### **PG Functional Static Electrical Characteristics** (-40°C $\leq$ T<sub>C</sub> $\leq$ 85°C unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	ΤΥΡ	MAX	Units
V <sub>BIAS</sub> UVLO Rising Threshold	UVLO+				4.70	
V <sub>BIAS</sub> UVLO Falling Threshold	UVLO-	(Notes 6, 7, 8, 9)	2.95			V
V <sub>BIAS</sub> UVLO Hysteresis	(UVLO+) - (UVLO-)			0.15		


### **PG/\*SD Logic I/O Static Electrical Characteristics** (-40°C $\leq$ T<sub>C</sub> $\leq$ 85°C unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	ΤΥΡ	MAX	Units
PG Low Logic Level Output Voltage	V <sub>OL</sub>	$V_{BIAS} = 5 V_{DC}$ (Notes 6, 7 and 8)			0.2	V
PG High Logic Level Output Voltage	V <sub>OH</sub>	$V_{BIAS} = 5 V_{DC}$ (Notes 6, 7 and 8)	3.5			V
PG Low Logic Level Output Current	I <sub>OL</sub>	$V_{BIAS} = 5 V_{DC}$ (Note 6)			10	mA
PG High Logic Level Output Leakage Current	I <sub>OH</sub>	V <sub>BIAS</sub> = 5.5 V <sub>DC</sub> (Note 6)		100		μA
SD Low Logic Level Input Voltage	V <sub>IL</sub>	$V_{BIAS} = 5 V_{DC}$ (Notes 3, 6, 10)			0.4	V

## **Specification Notes**


- 1.)  $V_{BIAS} = +5 V_{DC}$ , PGND = LGND = 0 V.
- 2.) Measured using 4-Wire (Kelvin) sensing techniques.
- 3.) Guaranteed by design. Not tested in production.
- 4.) When the logic input (IN) is at the low input voltage level the output (OUT) is guaranteed to be OFF (~SS potential).
- 5.) When the logic input (IN) is at the high input voltage level the output (OUT) is guaranteed to be ON (~V<sub>DRV</sub> potential).
- 6.) PG/\*SD is bidirectional input/output pin: It is a Shutdown input when pulled to LGND using an open-drain/collector; and it is a Power Good output referenced to LGND. For either the PG or SD function, this pin should be pulled up to V<sub>DRV</sub> with a 4.7 kΩ resistor.
- 7.) Parameter measured with a 4.7 k $\Omega$  pull-up resistor between PG and V<sub>DRV</sub>.
- PG is at a low level when V<sub>BIAS</sub> is below the UVLO- (falling) threshold level and PG is at a high level when V<sub>BIAS</sub> is above the UVLO+ (rising) threshold level.
- 9.) V<sub>BIAS</sub> levels below the UVLO- threshold result in the gate driver being disabled: The logic input to the driver is internally set to a logic low state to prevent damage to the external power eGaN HEMT switch.
- 10.) When the PG/\*SD pin is at the low input voltage level the output (OUT) is guaranteed to be OFF (~SS potential) regardless of the state of the logic input (IN).
- 11.) There is a slight offset of the peak output voltage (V<sub>OH</sub>) from the value of V<sub>BIAS</sub>. The objective of driving an eGAN<sup>®</sup> HEMT is to provide sufficient gate drive voltage to ensure that the device is fully enhanced. This value is 5 V<sub>DC</sub> for EPC Space HEMT devices. Please refer to Figure 5 for the relationship between V<sub>BIAS</sub> and V<sub>OH</sub>.

## **Switching Figures**



Only pins connected during testing identified. Pulse Generator set to 1 MHz frequency, 50% duty cycle.






NOTE: Waveforms exaggerated for clarity and observability.

Figure 2. IN-to-OUT Switching Time Definition

## **Typical Application Information**


The following figures detail the suggested applications for the FBS-GAM01P-C-PSE Module. For all applications, please refer to the following sections for proper power supply bypassing and layout recommendations and criteria.

In all the following figures, only the pins that are considered or that require connection are identified.



Note: Keep Out-Gate and Source-Sense-SS connections as short as possible.

Figure 3. Driving Single EPC Space eGaN<sup>®</sup> HEMT



**Note:** Make all Out-Gate and SS-SS connections of equal length and as short as possible. Make all HEMT Source connections as short as possible and make all HEMT Drain connections as equal length as possible.

Figure 4. Driving Multiple EPC Space eGaN® HEMTs

EPC.SPAC




Figure 5. V<sub>OUT</sub> to V<sub>BIAS</sub> Relationship

## **Pin Descriptions**

### IN (Pin 1)

The IN pin is the logic input for the gate driver. When the IN input pin is logic low ("0"), the OUT pin is in the low (~0 V) state. When the IN pin is logic high ("1"), the OUT pin is in the high ( $\sim$ V<sub>DRV</sub>) state, measured with respect to SS.

### V<sub>BIAS</sub> (Pin 2)

The V<sub>BIAS</sub> pin is the raw input DC power input for the FBS-GAM01P-C-PSE. It is recommended that a 1.0 microfarad ceramic capacitor and a 0.1microfarad ceramic capacitor, each 25 V<sub>DC</sub> rating, be connected between V<sub>BIAS</sub> (pin 2) and Source Sense (pin 7) to obtain the specified switching performance.

### V<sub>DRV</sub> (Pin 3)


The V<sub>DRV</sub> pin (Pin 3) of the FBS-GAM01P-C-PSE is the protected V<sub>BIAS</sub> power supply for the high-speed gate driver for the external eGaN<sup>®</sup> power HEMT. This is a test pin for the module. Unless otherwise directed in this specification, this pin should be left **open** for proper operation of the module.

### N/C (Pins 4 and 5)


Pins 4 and 5 are not internally connected. These internal "no connection" pins are recommended to be grounded to the system power ground/return as good engineering practice to avoid coupling unwanted noise into the internal circuitry of the FBS-GAM01P-C-PSE, either directly or via 0  $\Omega$  jumper resistors.

## 9 Pin Molded SMT Package with Pillar Pins

### Top (X-Ray) View



### **Bottom (Pad) View**



## Pin Descriptions (continued)

### OUT (Pin 6)

The OUT pin (pin 6) is the high peak current output pin that connects to the corresponding GATE pin on all EPC Space power eGaN<sup>®</sup> HEMT packages or to the gate connection of an external power eGaN<sup>®</sup> HEMT. To minimize series inductance, and thus gate voltage overshoot during switching transients, keep the connection between the OUT pin and the external HEMT gate pin as short as possible, and preferably on the same PCB etch layer.

### SS (Pin 7)

The SS pin (pin 6) is the "Source Sense," high peak current return pin that connects to the corresponding SS pin on all EPC Space power eGaN<sup>®</sup> HEMT packages. To minimize series inductance, and thus gate voltage overshoot during switching transients, keep the connection between the OUT pin and the external HEMT gate pin as short as possible, and preferably on the same PCB etch layer. In the case where the FBS-GAM01P-C-PSE is driving an external HEMT that does not have an SS pin, the SS pin (pin 7) on the module should be connected as close as possible to the Source connection on the external HEMT. Please note that uncontrolled gate voltage overshoots may be encountered due to common source inductance in this situation.

### LGND (Pin 8)


Logic ground for the module. For proper operation of the FBS-GAM01P-C-PSE, the LGND pin (Pin 8) MUST be connected directly to the system logic ground return in the application circuit.

### PG/\*SD (Power Good Output/Shutdown Input) (Pin 9)

The bidirectional Power Good (PG) output and Shutdown (\*SD) input pin. To externally disable the FBS-GAM01P-C-PSE (with the OUT pin forced to the low (OFF) state), the SD/PG pin should be connected to logic ground, such as via an open-drain/ collector. The module also incorporates a Power Good (PG) sensing circuit that disables the driver when the +5 V<sub>DC</sub> gate drive bias potential (V<sub>BIAS</sub>) falls below an under-voltage threshold range as specified in the Table "PG Functional Static Electrical Characteristics" (See Page 4). During the time when the V<sub>BIAS</sub> potential is below the pre-set threshold, the PG output (Pin 5) pin is pulled low (to LGND) via an open drain. Alternatively, when the V<sub>BIAS</sub> potential is above the pre-set threshold the PG pin is pulled high via an external pull up resistor to V<sub>DRV</sub>. For proper operation, pin 9 should be externally pulled-up to V<sub>DRV</sub> (pin 3) with a 4.7 k $\Omega$  resistor.

### 9 Pin Molded SMT Package with Pillar Pins

#### Top (X-Ray) View



### **Bottom (Pad) View**

1	9	8	_
2			7
			6
3	4	5	Ū

## **DC Operation and Power Up Sequencing**

The recommended power sequencing for the FBS-GAM01P-C-PSE is the VBIAS power supply is applied first and within the recommended operating voltage range prior to the application of  $V_{DD}$  to the circuit. The FBS-GAM01P-C-PSE is designed as a switching eGAN<sup>®</sup> HEMT driver that is inherently capable of DC (steady-state) operation. As such, there are precautions that must be observed during the application and operation of this Module. One of these precautions is power-up sequencing. The power MUST be sequenced to the circuit with  $V_{BIAS}$  being applied first and within its recommended operating voltage range before  $V_{DD}$  is applied to the circuit. This will prevent the gate driver output (OUT) from assuming a non-deterministic state with regards to the logic input (IN) and unintentionally providing an internal drive signal to the internal eGaN<sup>®</sup> HEMT power switch(es). Under NO circumstances should an FBS-GAM01P-C-PSE Module be used in a half-bridge configuration with  $V_{DD}$  applied first, prior to VBIAS, to the Module.

Regardless, the EPC Space recommended power sequencing for the FBS-GAM01-C-PSE is  $V_{BIAS}$  is applied first and within the recommended operating voltage range prior to the application of  $V_{DD}$  to the circuit.

## Suggested FBS-GAM01P-C-PSE Schematic Symbol

The suggested schematic symbol for the FBS-GAM01P-C-PSE is shown in Figure 6. This symbol groups the I/O pins of the FBS-GAM01P-C-PSE into groups of similar functionality.





Figure 6. Suggested FBS-GAM01P-C-PSE Schematic Symbol

EPC·SPAC

## **Package Outline and Dimensions**





### **Recommended PCB Solder Pad Configuration**

The novel I/O "pillar" pads fabricated onto the bottom surface of the FBS-GAM01P-C-PSE module are designed to provide optimal electrical, thermal and mechanical properties for the end-use system designer. To achieve the full benefit of these properties, it is important that the FBS-GAM01P-C-PSE module be soldered to the PCB motherboard using SN63 (or equivalent) solder. The recommended pad dimensions and locations are shown in Figure 8. All dimensions are shown in inches.





Figure 8. Recommended PCB Solder Pad Configuration (Top View)



## Sn63/Pb37 No Clean Solder Paste Typical Example Profile

Figure 9. Sn63/Pb37 No Clean Solder Paste Typical Reflow Example Profile

**Preheat Zone** – The preheat zone, is also referred to as the ramp zone, and is used to elevate the temperature of the PCB to the desired soak temperature. In the preheat zone the temperature of the PCB is constantly rising, at a rate that should not exceed 2.5°C/ sec. The oven's preheat zone should normally occupy 25-33% of the total heated tunnel length.

**The Soak Zone** – normally occupies 33-50% of the total heated tunnel length exposes the PCB to a relatively steady temperature that will allow the components of different mass to be uniform in temperature. The soak zone also allows the flux to concentrate and the volatiles to escape from the paste.


**The Reflow Zone** – or spike zone is to elevate the temperature of the PCB assembly from the activation temperature to the recommended peak temperature. The activation temperature is always somewhat below the melting point of the alloy, while the peak temperature is always above the melting point.

**Reflow** – Best results are achieved when reflowed in a forced air convection oven with a minimum of 8 zones (top & bottom), however reflow is possible with a 4 Zone oven (top & bottom) with the recommended profile for a forced air convection reflow process. The melting temperature of the solder, the heat resistance of the components, and the characteristics of the PCB (i.e. density, thickness, etc.) determine the actual reflow profile.

**Note**: FBS-GAM01P-C-PSE solder attachment has a maximum 230°C peak dwell temperature limit, exceeding the maximum peak temperature can cause damage the unit.

**Reflow Disclaimer** – The profile is as stated as an "Example" – the end user can optimize profiling based against the actual solder paste used -- EPC Space assumes no liability in conjunction with the use of this profile information.

## **EPC Space Part Number Information**



\* FBS-GAM01P-R-PSE (Utilizes High Lead Content Die) and FBS-GAM01C-R-PSE (Utilizes High Lead Content Die)

### **Disclaimers**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. EPC Space Corporation, its affiliates, agents, employees, and all persons acting on its or their behalf (collectively, "EPC Space"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. EPC Space makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose. To the maximum extent permitted by applicable law, EPC Space disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on EPC Space market knowledge of typical requirements that are often placed on similar technologies in generic applications. Product specifications do not expand or otherwise modify EPC Space terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, EPC Space products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the EPC Space product could result in personal injury or death. Customers using EPC Space products not expressly indicated for use in such applications do so at their own risk. Please contact authorized EPC Space personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of EPC Space. Product names and markings noted herein may be trademarks of their respective owners.

### **Export Administration Regulations (EAR)**

The products described in this datasheet could be subjected to the Export Administration Regulations (EAR). They may require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

### International Traffic in Arms Regulations (ITAR)

The products described in this datasheet could be subjected to the International in Arms Regulations (ITAR). They require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

### Patents

EPC Space holds numerous U.S and international patents. US Patent #10,122,274 B2, 15/374,756, 15/374,774, PCT/US2016/065952, PCT/US2016/065946. Any that apply to the product(s) listed in this document are identified by markings on the product(s) or on internal components of the product(s) in accordance with U.S Patent laws

eGaN® is a registered trademark of Efficient Power Conversion Corporation, Inc. Data and specification subject to change without notice.

## **Revisions**

Datasheet Revision	Product Status
REV -	Proposal/development
M-702-004-Q7	Characterization and Qualification
	Production Released

Information subject to change without notice. Revised February, 2023