
Features

- 50 V_{DC}/10 A Fully De-Rated (100 V_{DC}/10 A Capable)
- Integrated FDA10N30 eGaN® Output Power HEMTs
- Four Possible Configurations:
 - Single Low-Side Gate Driver
 - Single High-Side Gate Driver
 - Independent Low- and High-Side Drivers
 - Half-Bridge Gate Drivers with Input Shoot-through Protection
- Internal Shoot-Through Protection
- Internal Power Good Circuitry
- High Speed Switching Capability: 1.0+ MHz
- Compact parylene coated SMT
- "Pillar" I/O Pads
- eGaN® HEMT Driver Switching Elements
- Rad-Hard/Commercially Screened
- Guaranteed Total Ionizing Dose:
 - Rated to 100 kRad
- Single Event:
 - SEE immunity for LET of ~83.7 MeV/mg/cm² with V_{DS} up to 100% of rated Breakdown
- Neutron Fluence:
 - Maintains specification up to 1 x 10¹³ N/cm²

Applications

- Power Switches/Actuators
- Single and Multi-Phase Motor Phase Drivers
- · Satellite and Avionics
- High Speed DC-DC Conversion



72-001-GAM02


50 V_{DC}/10 A Radiation-Hardened **Multifunction Power Module**

Description

EPC Space 72-001-GAM02 Series Radiation-Hardened Multifunction Power Module incorporates eGaN® switching power HEMTs with intended end use design within commercial satellite space environments. These modules include two output power switches, two high speed gate drive circuits (consisting entirely of eGaN® switching elements), two power **Schottky** diode clamp elements with shoot-through prevention logic (for the Half-Bridge connection) and a +5 V_{DC} gate drive bias "power good" monitoring circuitry in an innovative, spaceefficient, 18 pin non-over-molded SMT parylene coated package. Data sheet parameters are "Post Radiation Effect" guaranteed utilizing EPC Space 100% Wafer by Wafer eGaN® element Radiation Hardness-Assurance validated materials. Circuit Design under US Patent #10,122,274 B2.

Commerce Rated 9A515.x Device.

72-001-GAM02 Functional Block Diagram






72-001-GAM02 Functional Block Diagram

18 Pin Parylene Coated SMT Package with Pillar Pins

Top (X-Ray) View

6 7 8 9 10	11
5	12
3	13
2 	14

Bottom (Pad) View



72-001-GAM02 Configuration and Pin Assignment Table

Pin#	Pin Name	Input/Output	Pin Function
1	B _{IN}	1	Low-Side Switch Logic Input
2	T _{IN}	1	High-Side Switch Logic Input
3	LGND		Logic Ground, 0 V _{DC} (Low Current)
4	V _{BIAS}	I	+5 V _{DC} Gate Driver Power Supply Bias Input Voltage
5	PG	0	Power Good Logic Output (Open Drain)
6	*SD	1	Low True Shutdown Input
7	SD	I	High True Shutdown Input
8	TOS	I	High-Side Output (Switching Node) Sense
9	N/C		No Internal Connection
10	TBST	I	High-Side Bootstrap Potential
11	V_{DD}	I	Positive Power Input Supply Voltage (High Current)
12	T _{OUT}	0	High-Side Output, High Side Switch (High Current)
13	B _{OUT}	0	Low-Side Output, Low Side Switch (High Current)
14	PGND		Power Supply Return, 0 V _{DC} (High Current)
15	B _{CON}	I	Low-Side Switch Shoot Through Control Input
16	B _{STP}	0	Low-Side Switch Shoot Through Protection Output
17	T _{STP}	0	High-Side Switch Shoot Through Protection Output
18	T _{CON}	I	High-Side Switch Shoot Through Control Input



Absolute Maximum Rating (-55°C $\leq T_{\rm C} \leq$ 110°C unless otherwise)

Symbol	Parameter-Conc	ditions	Value	Units	
M	Power Switch Drain to Source Voltage (Note 1)	50% Voltage De-Rating	50	V	
V_{DS}	Power Switch Drain to Source voltage (Note 1)	No Voltage De-Rating	100	V	
V _(BEMF)		Half-Bridge-Connected BEMF Voltage at B _{OUT} /T _{OUT} Terminals: Motor Driver Coast Mode, Three Phase Voltage/Phase-to-Phase (Note 20)			
I _D	Continuous Drain Current		10	Α	
V _{BIAS}	Continuous Gate Driver Bias Supply Voltage	-0.3 to 6.0	V		
B_{IN}, T_{IN}	B _{IN} or T _{IN} Input Voltage		-0.3 to 5.5	V	
T _{STG}	Storage Junction Temperature Range		-55 to +140		
T _J	Operating Junction Temperature Range		-55 to +130	°C	
T _c	Case Operating Temperature Range	-55 to +110	C		
T _{sol}	Package Mounting Surface Temperature	230			
ESD	ESD class level (HBM)		1A		

Thermal Characteristics

Symbol	Parameter-Conditions	Value	Units
$R_{ heta JC}$	Thermal Resistance Junction to Case, Either eGaN® Power Switch (Note 3)	8.5	°C /\\
$R_{\theta JC}$	Thermal Resistance Junction to Case, Either Clamp Schottky Diode (Note 3)	20	°C/W

Low- and High-Side Power Switch Static Electrical Characteristics ($T_C = 25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	ıs	MIN	TYP	MAX	Units
		$V_{DS} = 25 V_{DC};$	$T_C = 25^{\circ}C$	-	10	125	
		$B_{IN} = T_{IN} = 0.8 V_{DC}$ (Note 1)	T _C = 110°C	-	125	450	
Drain Source Leekage Current		$V_{DS} = 25 V_{DC};$	T _C = 25°C	-	25	170	
Drain - Source Leakage Current	I _{DSS}	$B_{IN} = T_{IN} = 0.8 V_{DC}$ (Note 1)	T _C = 110°C	-	170	705	μA
		$V_{DS} = 100 V_{DC};$	$T_C = 25^{\circ}C$	_	95		
		$B_{IN} = T_{IN} = 0.8 V_{DC}$ (Note 1)	T _C = 110°C	-	550		
Half-Bridge-Connected		BEMF = 15 Vpk					
Back-EMF (BEMF) Leakage Current: Motor Driver Coast-Mode	I _{BEMF}	$B_{IN} = T_{IN} = 0.8 V_{DC}$ (Notes 10, 12, 20)	T _C = 25°C		60		mA _{pk}
			T _C = 25°C		10	15.5	
Drain - Source ON-State Resistance	R _{DS(on)}	I _D = 10 A (Note 2)	T _C = 110°C	_	12	18.5	mΩ
			T _C = -55°C		9	12	
			T _C = 25°C		0.90	0.97	
Source-Drain Clamping Voltage	V_{SD}	V_{SD} $I_D = -10 \text{ A (Note 2)}$	T _C = 110°C		0.83	0.90	V
			T _C = -55°C		0.97	1.15	-



\mathbf{B}_{IN} , \mathbf{T}_{IN} Logic Input Static Electrical Characteristics (-55°C $\leq T_{\text{C}} \leq$ 110°C unless otherwise)

Parameter	Symbol	Test Condition	ons	MIN	TYP	MAX	Units
Low Logic Level Input Voltage	V _{IL}	$V_{BIAS} = 5 V_{DC}$ (Note 4)				0.8	V
High Logic Level Input Voltage	V _{IH}	$V_{BIAS} = 5 V_{DC}$ (Note 5)		2.9			V
Low Logic Level Input Current		V 5V V 04V	T _C = 25°C	-5	+/-1	+5	
	I _{IL}	$V_{BIAS} = 5 V_{DC}, V_{IL} = 0.4 V_{DC}$	T _C = 85°C	-30	+/-10	30	μА
High Logic Loyal Input Current		$V_{BIAS} = 5 V_{DC}, V_{IL} = 3 V_{DC}$	T _C = 25°C	-5	+/-1	+5	
High Logic Level Input Current	IH		T _C = 85°C	-30	+/-10	30	
High Logic Level Shoot-Through- State Logic Input Current	I _{IHST}	$V_{BIAS} < UVLO$ - or $V_{BIAS} > OVLO$ + $B_{IN} = T_{IN} = 3 V_{DC}$	T _C = 25°C		3		mA

PG Logic Output Static Electrical Characteristics (-55°C $\leq T_{\rm C} \leq$ 110°C unless otherwise)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Low Logic Level Output Voltage	V _{OL}	$V_{BIAS} = 5 V_{DC}$ (Notes 6, 7)			0.2	V
High Logic Level Output Voltage	V _{OH}	$V_{BIAS} = 5 V_{DC}$ (Notes 6, 7)	3.5			V
Low Logic Level Output Current	I _{OL}	V _{BIAS} = 5 V _{DC} (Note 8)			5	mA
High Logic Level Output Leakage Current	I _{OH}	V _{BIAS} = 5.5 V _{DC} (Note 8)		100		μΑ

V_{DD} -to-PGND Static Electrical Characteristics (-55°C $\leq T_{C} \leq$ 110°C unless otherwise)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
V _{DD} -to-PGND Operating Voltage Range	V _{DD} -PGND	(Notes 3)	5		50	V

V_{BIAS} Static Electrical Characteristics (-55°C $\leq T_{C} \leq$ 110°C unless otherwise)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
V _{DD} -to-PGND Operating Voltage Range	V _{BIAS}	$V_{BIAS} = 5.5 V_{DC}$ (Notes 9)	4.5	5.05	5.5	V
V _{BIAS} Operating Current	I _{BIAS}	$V_{BIAS} = 5.5 V_{DC}$		16	20	mA

PG Functional Static Electrical Characteristics (-55°C \leq $T_{\rm C} \leq$ 110°C unless otherwise)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
V _{BIAS} UVLO Rising Threshold	UVLO+				4.45	
V _{BIAS} UVLO Falling Threshold (T _C = 25°C)	UVLO-		2.66			
V _{BIAS} UVLO Falling Threshold (T _C = 100°C)	UVLO-		2.61			
V _{BIAS} UVLO Hysteresis	UVLO+ - UVLO-	(Notes 6, 7, 8, 9)		0.2		V
V _{BIAS} OVLO Indicator Rising Threshold	UVLO+	(140103 0, 1, 0, 0)		6.70		
V _{BIAS} OVLO Indicator Falling Threshold	UVLO-		5.55			
V _{BIAS} OVLO Hysteresis	UVLO+ - UVLO-			0.12		



Independent Low- and High-Side Power Switch Dynamic Electrical Characteristics

 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
B _{IN} -to-B _{OUT} Turn-ON Delay Time	t _{d(on)}		35	50	58	
B _{OUT} Rise Time	t _r	V = 25 V · I = 10 A (See Switching Figures)	7.0	10.5	14	
B _{IN} -to-B _{OUT} Turn-OFF Delay Time	t _{d(off)}	$V_{DS} = 25 V_{DC}$; $I_D = 10 A$ (See Switching Figures)	40	45	50	
B _{OUT} Fall Time	t _f		1.5	5	8.5	ne
T _{IN} -to-T _{OUT} Turn-ON Delay Time	t _{d(on)}		45	68	78	ns
T _{OUT} Rise Time	t _r	V = 25 V · I = 10 A (Soo Switching Figures)	3.5	6.5	9.5	
T _{IN} -to-T _{OUT} Turn-OFF Delay Time	t _{d(off)}	$V_{DS} = 25 V_{DC}$; $I_D = 10 A$ (See Switching Figures)	55	75	95	
T _{OUT} Fall Time	t _f		3.5	6	8.5	

Half-Bridge Configuration Dynamic Electrical Characteristics

 $(T_C = 25^{\circ}\text{C unless otherwise noted})$

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Half-Bridge Configuration B _{OUT} -to-T _{OUT} and T _{OUT} -to-B _{OUT} Dead Time	t _{dt}	(Notes 3, 12, 15)	60			ns
B _{IN} Falling-to-T _{IN} Rising Delay Time	t _{d1}	(Notes 3, 12, 21)	70			
T _{IN} Falling-to-B _{IN} Rising Delay Time	t _{d2}	(Notes 3, 12, 21)	122			

Half-Bridge Configuration Schottky Catch Diode Transient Electrical Characteristics

 $(T_C = 95^{\circ}C \text{ unless otherwise noted})$

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Peak Pulse Forward Current	I _{F(pk)}	$B_{IN} = T_{IN} = 0.8 V_{DC};$ 13 $V_{DC} < V_{DD} < 22 V_{DC}$ (Notes 3, 18)			9.1	А

Half-Bridge Configuration Low- and High-Side Power Switch Transient Electrical Characteristics

 $(T_C = 110^{\circ}\text{C unless otherwise noted})$

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Peak Pulse Drain Current	I _{D(pk)}	$\begin{split} \text{f}_{\text{s}} &= 400 \text{ kHz}; \ 10\% < \text{Duty Cycle} < 90\%; \\ &= 30 \text{ ns} < \text{Dead Time} < 50 \text{ ns}; \\ &= 13 \text{ V}_{\text{DC}} < \text{V}_{\text{DD}} < 50 \text{ V}_{\text{DC}}, \text{V}_{\text{BIAS}} = 5 \text{ V}_{\text{DC}} \\ &= (\text{Notes 3, 19}) \end{split}$			15	A

Cross Conduction Characteristics ($T_C \le 110$ °C unless otherwise)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Switch Drain Current	I _{DH,} I _{DL}	$\begin{split} B_{\text{IN}} &= T_{\text{IN}} = 0 \text{ V}_{\text{DC}}. \text{ V}_{\text{DD}} = \text{V}_{\text{BOUT}} = 30 \text{ V}_{\text{DC}}. \\ \text{V}_{\text{BIAS}} &= 0 \text{ to } 4 \text{ V Ramp, 8 ms Duration.} \\ B_{\text{OUT}} \text{ and V}_{\text{DD}} \text{ Currents Monitored.} \\ \text{See Figure 6 (Note 22)} \end{split}$			20	mA



Module Dynamic Electrical Characteristics ($T_C = 25^{\circ}\text{C unless otherwise noted}$)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Power Switch Output Capacitance		B_{OUT} -PGND or V_{DD} - T_{OUT} = 5 V_{DC}		1150		pF
	C _{OSS}	B_{OUT} -PGND or V_{DD} - $T_{OUT} = 50 V_{DC}$		500		
Dynamic Gate/Driver Losses (Per Driver; Low- or High-Side)	P _{GD}	$V_{BIAS} = 5 V_{DC}$		21		mW/ MHz
Internal Bootstrap Capacitance	C _{Boot}			47		nF
External Bootstrap Capacitance	C _{Boot} (ext)	TBST (Pin 10) to TOS (Pin 8)			1.0	μF
LGND-PGND Resistance	R _G			1.0		Ω
High-side Power Switch Start Up Pre-Charge Time: Half Bridge Configuration	t _{prg}	(Notes 3, 10, 11, 12)	5			us
High-side Power Switch Maximum Duty Cycle	t _{d/c}				95	%
Minimum Switching Frequency: Low-side Power Switch		(Notes 3, 10, 11, 12, 13, 14,15,16)	0			Hz
Minimum Switching Frequency: High-side Power Switch	f _s		200			kHz
Maximum Switching Frequency: Half-Bridge Configuration				1.0		MHz
Shoot-Through Protection Activation Delay Time	t _{st}	(Notes 3, 14)		5		ns

Specification Notes

- 1.) $V_{BIAS} = +5 V_{DC}$, PGND = LGND = $0 V_{DC}$, $V_{DS} = V_{DD}$ -to- T_{OUT} or $V_{DS} = B_{OUT}$ -to-PGND as specified.
- 2.) Measured using 4-Wire (Kelvin) sensing techniques and guaranteed by design.
- 3.) Guaranteed by design. Not tested in production.
- When either logic input (B_{IN} or T_{IN}) is at the low input voltage level the associated output (B_{OUT} or T_{OUT}) is guaranteed to be OFF (high impedance).
- 5.) When either logic input (B_{IN} or T_{IN}) is at the high input voltage level the associated output (B_{OUT} or T_{OUT}) is guaranteed to be ON (low impedance).
- 6.) Parameter measured with a 4.7 k Ω pull-up resistor between PG and V_{BIAS}.
- 7.) PG is at a low level when V_{BIAS} is below the UVLO- (falling) threshold level or the OVLO+ (rising) threshold level. P_G is at a high level when V_{BIAS} is above the UVLO+ (rising) threshold level or the OVLO- (falling) threshold level.
- 8.) PG is an open drain output referenced to LGND.
- 9.) V_{BIAS} levels below the UVLO- and above the OVLO+ thresholds result in the internal low-side and high-side gate drivers being disabled: The logic inputs to the drivers are internally set to a logic low state to prevent damage to the eGaN[®] power switches.
- 10.) The high-side power switch gate driver utilizes a bootstrap capacitor to provide the proper bias for this circuit. As such, this capacitor MUST be periodically re-charged from the V_{BIAS} supply. As a stand-alone high-side switch with a ground-connected/ ground-sensed load, this recharging takes place each time the switch is turned OFF and the T_{OUT} node returns to ground potential (0 V_{DC}). However, when connected in conjunction with the low-side power switch in the half-bridge configuration, this connection to ground does not exist until the low-side power switch is turned ON, thus creating a low impedance connection from T_{OUT} through the low-side power switch (B_{OUT}-PGND). The time tprg is the minimum time required to ensure that the bootstrap capacitor is properly charged when power is initially applied to the 72-001-GAM02 Module.



Specification Notes (continued)

- 11.) The minimum frequency of operation is determined by the internal bootstrap capacitance and the bias current required by the high-side power switch gate driver circuit. In order to keep the high-side power switch gate driver bootstrap capacitor properly charged it is recommended that the maximum duty cycle (t_{on} · f_s) of the high-side power switch is limited to the value shown. Accordingly, the high-side power switch is unsuitable for DC applications unless used with an external DC power supply connected between the TBST(+) and TOS(-) pins.
- 12.) For half-bridge applications, a "dead" time delay MUST be added between the time when the B_{OUT} output transitions ON-TO-OFF and the T_{OUT} output transitions OFF-to-ON, and also when the T_{OUT} output transitions ON-to-OFF and the B_{OUT} output transitions OFF-to-ON, to avoid both power switches being actuated simultaneously. Simultaneous actuation of the high-side and low-side power switches causes very large, uncontrolled and destructive currents to flow through the ON-state switches from V_{DD} to PGND. In order to calculate the desired output dead times (t_{DEAD}), the delay time from B_{IN} transitioning from logic 1-to-0 to T_{IN} transitioning from logic 0-to-1 is:


$$t_{d1} = (t_{LSd(OFF)} + t_{LSf}) + t_{DEAD} - (t_{HSd(ON)} + t_{HSr}),$$

where the LS nomenclature refers to the low-side driver off-delay and fall times and the HS nomenclature refers to the high-side driver on-delay time and rise time.

The delay time from T_{IN} transitioning from logic 1-to-0 to B_{IN} transitioning from logic 0-to-1 is:

$$t_{d2} = (t_{HSd(OFF)} + t_{HSf}) + t_{DEAD} - (t_{LSd(ON)} + t_{LSr}),$$

where the HS nomenclature refers to the high-side driver off-delay and fall times and the LS nomenclature refers to the low-side driver on-delay time and rise time.



- 13.) The maximum dead time prevents the Schottky clamp diodes in the power switch outputs from being overstressed and damaged by excessive power dissipation. The maximum dead time is limited by the switching frequency and by the power dissipation of the Schottky diodes: $P_d = V_f \cdot I_o \cdot 2 \cdot t_d / T$. Please refer to Figures 20, 21, and 23.
- 14.) The input shoot-through protection is activated if both the B_{IN} and T_{IN} logic inputs are set to the logic high ("1") condition simultaneously. In the case where the B_{IN} and T_{IN} inputs are set to logic high, both the low- and high-side power switches are set to their high impedance (OFF) state.
- 15.) V_{DD} = 50 V_{DC} , I_D = +/-10 A and f_s = 1.0 MHz. Half-bridge configuration.
- 16.) The maximum switching frequency is limited by power dissipation in the half-bridge configuration, and not by throughput delay times. Faster switching frequencies are possible at reduced V_{DD} and lo operating levels and at reduced ambient operating temperatures. See Figures 17 through 20.
- 17.) See Figure 16.
- 18.) Half-bridge configuration. Current from pin 12 to pin 11 (high-side Schottky) or pin 14 to pin 13 (low-side Schottky), not drawn simultaneously. Pulse duration = 500 µs. Repetition rate = 5 seconds.
- 19.) Half-bridge configuration. Current from pin 11 to pin 12 or pin 12 to pin 11 (High-side Power Switch), or pin 13 to pin 14 or pin 14 to pin 13 (low-side Power Switch), not drawn simultaneously. Pulse duration = 500 µs. Repetition rate = 5 seconds.



Specification Notes (continued)

- 20.) When connected in the half-bridge configuration and with a motor load in the coast mode (B_{IN} = T_{IN} = low logic level), the motor back-EMF (B_{EMF}) caused by rotation (generator effect) will cause a "leakage" current to flow into the switching node of the GAM02 module (B_{OUT}/T_{OUT} common connection). This leakage current is due to the high-side driver biasing circuitry. Due to the power ratings of the internal components, the peak value of the BEMF should be limited to that value shown in the Absolute Maximum Ratings. Additionally, when operating in the coast mode, in order to guarantee proper operation of the half-bridge circuit, the high-side driver bootstrap capacitor MUST be recharged periodically in order to assure that the high-side gate driver is biased properly, and that the high-side power switch responds correctly to the T_{IN} logic input. If the high-side bootstrap capacitor is not periodically recharged, then potentially destructive currents may flow in the GAM02 module.
- 21.) Setting the B_{IN}-to-T_{IN} and T_{IN}-to-B_{IN} delay times, t_{d1} and t_{d2}, to the values shown in the table guarantees shoot-through free operation of the GAM02 module when connected in the half-bridge configuration.
- 22.) The B_{OUT} or V_{DD} current during the V_{BIAS} transient should be less than I_{DH} and I_{DL} and not coincident in time. This test is performed ATE or in the manual tester and shown in Figure 6. Read the I_{DH} and I_{DL} waveforms displayed on the oscilloscope using the conversion factor of the test circuit.



Switching Figures





Figure 1. T_{IN} -to- T_{OUT} Switching Time Test Circuit



NOTE: Waveforms exaggerated for clarity and observability.

Figure 2. T_{IN} -to- T_{OUT} Switching Time Definition



Switching Figures (continued)





Figure 3. B_{IN} -to- B_{OUT} Switching Time Test Circuit




NOTE: Waveforms exaggerated for clarity and observability.

Figure 4. B_{IN} -to- B_{OUT} Switching Time Definition



Switching Figures (continued)



NOTE: Waveforms exaggerated for clarity and observability.

Figure 5. V_{BIAS}-to-PG Relationship




Figure 6. Switching Cross-Conduction Test Circuit (Blink)



Typical Application Information

The following figures detail the suggested applications for the 72-001-GAM02 Module. For all applications, please refer to the Implementation section, following, for proper power supply bypassing and layout recommendations and criteria. In any of the following applications, if an inductive load is driven then an appropriately-rated Schottky rectifier/diode should be connected across the load to prevent destructive flyback/"kickback" voltages from destroying the 72-001-GAM02.

In all the following figures only the pins that are considered or that require connection are identified.




Figure 7. Half-Bridge Configuration: Three Phase Motor Drive Stage



Interfacing the FBS-GAM02 to Legacy Rad-Hard PWM Controllers

The $B_{\rm IN}$ and $T_{\rm IN}$ logic inputs for the 72-001-GAM02 have a desired maximum input voltage level limit of 5 $V_{\rm DC}$ due to the requirements of the eGaN HEMT technology utilized in the Module. This may seem to preclude the use of the GAM02 with legacy rad-hard PWM controllers such as the 182X family -- whose PWM outputs are 12 $V_{\rm DC}$, minimum -- due to this logic input voltage limitation. But this is not the case as there are several ways to interface the GAM02 to these controllers:

a.) Zener diode voltage clamp with dead-time generation circuit

A Zener diode may be used to clamp the B_{IN} and T_{IN} logic inputs of the 72-001-GAM02 in order to interface the module to a high output voltage level PWM controller, as shown in Figure 8. The output of the UC1823A is a totem-pole configuration, and the output switches between 0 V_{DC} and 12 V_{DC} as logic 0 and logic 1, respectively. The transition times between logic states for a 1000 pF load are typically 20 ns, but much faster with lighter loads.




Figure 8. Zener Diode Logic Input Voltage Clamp Circuit and Dead Time Delay Circuit

The nominal voltage of the Zener diode, D4, should be $2.7~V_{DC}$ if U1 through U3 are $3.0~v_{DC}$ CMOS logic, and $4.3~v_{DC}$ if U1 though U3 are $5.0~v_{DC}$ CMOS logic. Depending upon the Zener diode chosen, the junction capacitance can be quite high – in the range of $250~v_{DC}$ to 500~pF. This is far greater than the typical input capacitance of the GAM02, which is 7~pF, and thus must be compensated for. Select capacitor CC, the speed-up capacitor, to achieve the fastest rise time at the input of U1. Select R1 to limit the minimum current through Zener D4 to be the nominal Zener current. Select R2 to limit the peak Zener current to less than the Zener peak current rating. Schottky diodes D1 through D3 are types RB751S40 or equivalent. Logic gates U1 and U2 are high-speed buffers, preferably with Schmitt-trigger inputs and logic gate U3 is a high-speed inverter, again preferably with Schmitt-trigger input. These three logic gates, along with resistors RD1 and RD2 and capacitors CD1 and CD2 form the dead-time circuit required for the GAM02 when it is connected in the half-bridge configuration, such as for the power output stage of a POL DC-DC converter. In the circuit, resistor RD1 and capacitor CD1 implement the time delay t_{cd} and RD2 and CD2 implement the time delay t_{cd} (see Notes 12 and 21). Set RD1 and RD2 to 1 k Ω and then select CD1 and CD2 to obtain time delays t_{cd} as shown in the "Half-Bridge Configuration Dynamic Electrical Characteristics" parametric table on page 5. All component values and performance criteria should be verified with simulation modeling.



Interfacing the FBS-GAM02 to Legacy Rad-Hard PWM Controllers (continued)

b.) Zener diode voltage clamp with ASIC/FPGA Two-Phase PWM Generator.

The same Zener diode clamping circuit as shown in Figure 8 may be used to clamp the output of the UC1823A to a lower voltage level in order to present it to an ASIC/FPGA in order to generate the requisite two-phase clock signals for the B_{IN} and T_{IN} logic inputs of the 72-001-GAM02. A typical circuit for this circuit implementation is shown in Figure 9:




Figure 9. Zener Diode Logic Input Voltage Clamp Circuit with ASIC/FPGA Two-Phase Clock (With Dead Time) Generator

In the circuit of Figure 9 all the high-speed and high accuracy analog functions associated with the PWM controller are performed off-chip from the FPGA/ASIC. The programmable logic of the FPGA/ASIC and the associated firmware code is responsible for generating the two-phase clock with dead times required by the B_{IN} and T_{IN} inputs of the 72-001-GAM02.



Adaptive Dead Time Control For the 72-001-GAM02

In circuits shown in both Figure 8 and 9 the dead times required by the 72-001-GAM02 to avoid cross-conduction/shoot-through are generated in a "brute force" manner either with analog components (Figure 8) or with programmable logic and firmware in an FPGA/ASIC (Figure 9). There is another way to obtain the optimum dead times for the 72-001-GAM02 device – adaptive dead time control, as shown in Figure 10.




Figure 10. Adaptive Dead Time Control for Cross-Conduction/Shoot-Through Avoidance

Adaptive dead time control utilizes the state of the switching node (SN) of the GAM02 in order to allow the B_{IN} or T_{IN} signals (in this case the B_{IN} signal is the simple logical inverse of the T_{IN} signal) to be applied to the B_{IN} or T_{IN} logic inputs of the 72-001-GAM02 in order to avoid dynamic cross-conduction/shoot-though in the low- and high-side output power HEMTs. If the switching node of the 72-001-GAM02 is "low" (i.e. at PGND) then the low-side switch is turned ON, or in the process of turning OFF, and the high-side switch must not be turned ON (i.e. a logic 1 applied to the T_{IN} input). Similarly, if the switching node is "high" (i.e. at V_{DD}), then the-high side switch is turned ON, or in the process of turning OFF, and the low-side switch must not be turned ON (i.e. a logic 1 applied to the B_{IN} input). However, if the B_{IN} input is logic 0 and the switching node is "high" (i.e. the high-side catch Schottky conducting load current) then the T_{IN} input may be set to logic 1 to turn on the high-side driver. This same situation applies to the high-side driver: If the T_{IN} input is logic 0 and the switching node is "low" (i.e. the low-side catch Schottky is conducting load current) then the B_{IN} input may be set to logic 1 to turn on the low-side driver. The circuit shown in Figure 10 relies on a similar voltage clamping scheme for the switching node as was utilized in Figures 8 and 9, with the exception that the power supply V_{DD} , and subsequent range of the switching node, could be much higher than 12 V_{DC} – in fact up to 50 V_{DC} for the 72-001-GAM02. So greater care must be exercised in the selection of the clamping components to avoid excessive power dissipation in them, and the associated decrease in circuit efficiency. It is strongly recommended to simulate the circuit once the components have been selected to ensure that the proper clamping level is achieved and that the power dissipation of the clamp circuit is kept to a reason

The key objective in the application of the adaptive dead time control circuit is to minimize the time delay associated with the voltage clamping circuit. Ideally, the desired time delay of the clamping circuit is zero in order to achieve the lowest (optimum) dead times. However, some delay is expected because the Zener diode clamp has finite capacitance and the biasing/current limiting delay resistors contribute an R1-C_{zener} inherent delay. There are certainly other methods to level-shift and monitor the switching node so as to ascertain its voltage level/state. Again, the key is to determine that state as quickly as possible so that switching decisions may be made at the B_{IN} and T_{IN} inputs of the 72-001-GAM02 as quickly as possible.

72-001-GAM02 Datasheet



Pin Descriptions

B_{IN} (Pin 1)

The B_{IN} pin is the logic input for low-side power driver. When the B_{IN} input pin is logic low ("0"), the low-side output (B_{OUT} -PGND) pins (pins 13 and 14) are in the OFF (high-impedance) state. When the B_{IN} input pin is logic high ("1"), the B_{OUT} -PGND pins are in the ON (low impedance) state.

T_{IN} (Pin 2)

The T_{IN} pin is the logic input for high-side power driver. When the T_{IN} input pin is logic low ("0"), the high-side output (V_{DD} - T_{OUT}) pins (pins 11 and 12) are in the OFF (high impedance) state. When the T_{IN} input pin is logic high ("1"), the V_{DD} - T_{OUT} pins are in the ON (low impedance) state.

LGND (Logic Ground) (Pin 3)


For proper operation of the 72-001-GAM02, the LGND pin (Pin 3) MUST be connected directly to the system logic ground return in the application circuit.

V_{BIAS} (Pin 4)

The V_{BIAS} pin is the raw input DC power input for the 72-001-GAM02 module. It is recommended that a 1.0 microfarad ceramic capacitor and a 0.1 microfarad ceramic capacitor, each 25 V_{DC} rating, be connected between V_{BIAS} (pin 4) and system power ground plane (the common tie point of PGND1 and the ground plane) to obtain the specified switching performance.

18 Pin Parylene Coated SMT Package with Pillar Pins

Top (X-Ray) View 6 | 7 | 8 | 9 | 10 | 11 | 12 | 12 | 13 | 13 | 14 | 17 | 16 | 15 | 14



PG (Power Good) (Pin 5)

The PG pin is an open drain logic-compatible output. For proper operation the PG pin must be pulled-up to V_{BIAS} , external to the module, with a 4.7 k Ω resistor.

The 72-001-GAM02 incorporates a Power Good (PG) sensing circuit that disables both the low- and high-side internal gate drivers when the +5 V_{DC} gate drive bias potential (V_{BIAS}) falls below an under-voltage threshold, typically 4.45 V_{DC}, or rises above a potentially-damaging V_{BIAS} over-voltage threshold level – refer to Figure 5 for the proper operational nomenclature and functionality versus the state of the V_{BIAS} power supply. During the time when the V_{BIAS} potential is outside of the pre-set threshold(s), the PG output (Pin 5) pin is logic low ("0"). Alternatively, when the V_{BIAS} potential is within the pre-set thresholds the PG pin is logic high ("1"). The logic condition of the PG pin may be sensed by a rad hard FPGA or Microcontroller/DSP in-order to determine when the power switches in the 72-001-GAM02 may be driven with a pulse-width modulated (PWM) input signal(s) at the B_{IN} and T_{IN} logic inputs. If either the under-voltage and over-voltage indication features are not required or desired, then these functions may be disabled separately by connecting the *SD (Pin 6) pin to V_{BIAS} (pin 4) for the UVLO or the SD pin (Pin 7) to LGND (pin 3) for the 0 V_{DC} indicator, as shown in Figure 11.

*SD (Pin 6)

The *SD pin is a low-true disable input for the 72-001-GAM02 module.

Both the low- and high-side power switches may be disabled (set to their high impedance OFF state) utilizing the *SD input, as shown in Figure 13. To disable the 72-001-GAM02 module power outputs, the *SD (Pin 6) input may be driven by an open drain or open collector that pulls this input to logic ground (LGND, pin 3). If the *SD shutdown function is not required, this pin should be left OPEN (no connection).

SD (Shutdown) (Pin 7)

The SD pin is a high-true disable input for the 72-001-GAM02 module.

Both the low- and high-side power switches may be disabled (set to their high impedance OFF state) utilizing the SD input, as shown in Figure 14. To disable the 72-001-GAM02 module power outputs, the SD (Pin 7) input may be driven by an open drain or open collector that pulls this input to V_{BIAS} (pin 4). If the SD shutdown function is not required, this pin should be left OPEN (no connection).

TOS (Pin 8)

The TOS pin is the external connection to the switching node side (T_{OUT}) of the high-side gate driver internal bootstrap capacitor. If additional, external, bootstrap capacitance is desired, then this capacitor should be connected between TOS and TBST (pin 10). If external bootstrap capacitance is required, then pin 8 should be left OPEN (no connection).

72-001-GAM02 Datasheet



Pin Descriptions (continued)

N/C (Pin 9)

Pins 9 is not internally connected. This "no connection" pin is recommended to be connected to the system PGND (plane) as good engineering practice to avoid coupling unwanted noise into the internal circuitry of the 72-001-GAM02. This may be done directly or using a 0 Ω jumper resistor.

TBST (Pin 10)

The TBST pin is connected directly to the bias side (the bootstrap diode cathode connection) of the internal bootstrap capacitor for the high-side gate driver. The TBST, in conjunction with the TOS pin, provides the end-user the ability to add additional external bootstrap capacitance to the high-side gate driver to allow the 72-001-GAM02 to be operated at lower switching frequencies (< 200kHz) than specified in this data-sheet. An external isolated power supply may be provided to Pins 8 (-) and 10 (+) to achieve DC operation of the high-side switch, only if great care is used in the design of this supply to insure that it may withstand the very high dV/dt signal present at Pins 8 and 10.

If external bootstrap capacitance is required, then pin 10 should be left OPEN (no connection).

V_{DD} (Pin 11)

The V_{DD} pin (pin 11) is the high current reference (open drain) pin for the internal power eGaN® HEMT associated with high-side power driver. This pin should be connected directly to the system power (V_{DD}) bus via a low impedance connection, preferably through a low impedance power plane. This pin should be properly bypassed to the system power ground (PGND) using the guidelines found in the "Recommended V_{DD} -to-PGND Power Supply Bypassing" section, following.

18 Pin Parylene Coated SMT Package with Pillar Pins

Top (X-Ray) View 6 7 8 9 10 11 5 12 3 13 2 1 18 17 16 15 14

T_{OUT} (Pin 12)

The T_{OUT} pin (pin 12) is the high-current output pin for the high-side driver in the 72-001-GAM02 module. This pin should be connected directly, via a low impedance connection, to the external load in high-side switch applications or to the B_{OUT} pin (pin 11), and the load, in half-bridge configurations. The internal high-side gate driver circuitry is referenced to the T_{OUT} pin, which is internally connected to the TOS pin (pin 8).

This is a VERY high dV/dt and dI/dt pin and regardless of the switch configuration the connection to the external load should be as short as possible to minimize radiated EMI.

B_{OUT} (Pin 13)

The B_{OUT} pin (pin 13) is the high current output (open drain) pin for the internal power eGaN[®] HEMT associated with the low-side power driver. This pin should be connected directly, via a low impedance connection, to the external load in low-side switch applications or to the T_{OUT} pin (pin 12), and the load, in half-bridge configurations.

This is a VERY high dV/dt and dI/dt pin and the connection to the external load should be as short as possible to minimize radiated EMI.

PGND (Pin 14)

The PGND pin (pin 14) is the ground return (source) connection for the internal power circuitry eGaN® HEMT and high-speed gate driver circuitry associated with low-side power driver and for the power good and interface logic for the high-side driver. This pin should be connected directly to the system power return/ground plane to minimize common source inductance, and the voltage transients associated with this inductance. If load current sensing is required in the half-bridge configuration, this should be accomplished via a current sense transformer in series with the drain of the low-side power HEMT (pin 13).

B_{CON} (Pin 15)

The B_{CON} pin is the logic input for the input shoot-through protection for low-side power driver. The state of this pin follows the state of the T_{IN} logic input pin. If input shoot-through protection is desired in the half-bridge configuration where both power drivers (low and high) must not be turned on simultaneously if the B_{IN} and T_{IN} logic inputs are simultaneously at logic "1", then B_{CON} (pin 15) should be externally connected to B_{STP} (pin 16). If no shoot-through protection is desired, then pin 15 should be left OPEN (no connection).



Pin Descriptions (continued)

B_{STP} (Pin 16)

The B_{STP} pin is the open drain output for the input shoot-through protection for low-side power driver. The state of this pin is the logical inverse of the B_{IN} logic input pin. If input shoot-through protection is desired in the half-bridge configuration where both power drivers (low and high) must not be turned on simultaneously if the B_{IN} and T_{IN} logic inputs are simultaneously at logic "1", then B_{STP} (pin 16) should be externally connected to B_{CON} (pin 15). If no shoot-through protection is desired, then pin 16 should be left OPEN (no connection).

T_{STP} (Pin 17)


The T_{STP} pin is the open drain output for the input shoot-through protection for high-side power driver. The state of this pin is the logical inverse of the T_{IN} logic input pin. If input shoot-through protection is desired in the half-bridge configuration where both power drivers (low and high) must not be turned on simultaneously if the B_{IN} and T_{IN} logic inputs are simultaneously at logic "1", then T_{STP} (pin 17) should be externally connected to T_{CON} (pin 18). If no shoot-through protection is desired, then pin 17 should be left OPEN (no connection).

T_{CON} (Pin 18)


The T_{CON} pin is the logic input for the input shoot-through protection for high-side power driver. The state of this pin follows the state of the B_{IN} logic input pin. If input shoot-through protection is desired in the half-bridge configuration where both power drivers (low and high) must not be turned on simultaneously if the B_{IN} and T_{IN} logic inputs are simultaneously at logic "1", then T_{CON} (pin 18) should be externally connected to T_{STP} (pin 17). If no shoot-through protection is desired, then pin 18 should be left OPEN (no connection).

18 Pin Parylene Coated SMT Package with Pillar Pins

Top (X-Ray) View



Bottom (Pad) View








Figure 11. PG Protection Functions Disabled

Figure 12. Shoot-Through Protection Function Enabled





Figure 13. *SD Input Function Enabled





High-Side Bootstrap Capacitor Periodic Recharge

The high-side power switch gate driver utilizes a bootstrap capacitor to provide the proper bias for this circuit during switching operation. As such, this capacitor **MUST** be periodically re-charged from the V_{BIAS} power supply. As a stand-alone high-side switch with a ground-connected/ground-sensed load, this recharging takes place each time the switch is turned OFF and the T_{OUT} node returns to ground potential (0 V_{DC}). However, when connected in conjunction with the low-side power switch in the Half-Bridge configuration (See Figure 10, for example), this connection to ground does not exist until the low-side power switch is turned ON, thus creating a low impedance connection from T_{OUT} through the low-side power switch (B_{OUT} -PGND). If the high-side gate driver is not provided with periodic recharge during operation, damage may occur to the Module.

The time t_{prg} is the minimum time required for the low-side driver to be turned ON in order to ensure that the bootstrap capacitor is properly charged when power is initially applied to the 72-001-GAM02 Module.

If DC operation is desired for the Module when connected as two single, independent, power drivers (see Figures 6, 7 or 8, for examples) then an isolated +4.5 to +5.5 V_{DC} power supply capable of operation with high rates-of-change of voltage from primary-to-secondary should be connected to the TBST (pin 10) and TOS (pin 9) pins on the Module to provide DC power to the high-side gate driver.

DC Operation and Power-Up Sequencing

The recommended power sequencing for the 72-001-GAM02 is the V_{BIAS} power supply is applied first and within the recommended operating voltage range prior to the application of V_{DD} to the circuit. This sequencing ensures that the outputs are deterministic during the V_{BIAS} power application or removal from the module. This prevents unwanted/unintentional output shoot-through events from occurring during V_{BIAS} ramp-up and ramp-down.

Notwithstanding the previous recommended power sequence, EPC Space has developed a test to ensure that 72-001-GAM02 modules may have the V_{DD} power supply applied to the module prior to V_{BIAS} . The so-called "Blink" test (See Figure 6) configures the module with a V_{DD} applied first then ramps up V_{BIAS} to ensure that neither power output (B_{OUT} or T_{OUT}) has simultaneous current flow from them greater than the specified values of I_{DH} and I_{DL} . Modules that successfully pass the Blink test maybe used in applications where V_{DD} is applied before V_{BIAS} .

Recommended V_{DD}-to-PGND Power Supply Bypassing

The power supply pins and return pin of the 72-001-GAM02 require proper high frequency bypassing to one-another in order to prevent harmful switching noise-related spikes from degrading or damaging the internal circuitry in the 72-001-GAM02 module. The more critical bypassing situation is related to the V_{DD} supply to PGND (Pin 14), which bears the high rate-of-change voltages and currents associated with the internal eGaN® power switches interacting with a load. It is recommended that a minimum of two (2) 4.7 microfarad ceramic capacitors, one (1) 1.0 microfarad ceramic capacitor and one (1) 0.1 microfarad ceramic capacitor, all with 100 V_{DC} ratings, be connected from V_{DD} to PGND. All four of these capacitors should be low ESR types, if possible. It is strongly recommended that these capacitors inscribe the smallest possible loop area between V_{DD} and PGND so as to minimize the inductance related to this loop area. Figure 15 illustrates three instances of recommended and acceptable V_{DD} -PGND bypassing, as implemented in PCB copper etch. Regardless, different end-use implementations will require different V_{DD} bypass capacitor placements, and it is strongly recommended that the chosen bypassing scheme be evaluated in hardware for its effectiveness.

It is also recommended that a 1.0 microfarad ceramic capacitor and a 0.1 microfarad ceramic capacitor, each 25 V_{DC} rating, be connected between V_{BIAS} (pin 4) and PGND (pin 3).






Figure 15. Recommended V_{DD}-to-PGND Power Supply Bypassing (Not to Scale)

Top Etch to Inner Layer Etch



Suggested 72-001-GAM02 Schematic Symbol

The suggested schematic symbol for the 72-001-GAM02 is shown in Figure 16. This symbol groups the I/O pins of the 72-001-GAM02 into groups of similar functionality.




Figure 16. Suggested 72-001-GAM02 Schematic Symbol




Figure 17. Maximum Switching Frequency vs. Supply Voltage (V_{DD}) vs. Module Case Temperature (T_c), $I_o = 10$ A, Half-Bridge Configuration.




Figure 18. Maximum Switching Frequency vs. Supply Voltage (V_{DD}) vs. Module Case Temperature (T_c), I_o = 10 A, Half-Bridge Configuration.




Figure 19. Maximum Output Current (I_o) vs. Switching Frequency (f_{sw}) vs. Module Case Temperature (T_c), V_{DD} = 50 V_{DC} , Half-Bridge Configuration.




Figure 20. Maximum Output Current (I_o) vs. Switching Frequency (f_{sw}) vs. Module Case Temperature (T_c) , $V_{DD}=25~V_{DC}$, Half-Bridge Configuration.




Figure 21. Maximum Dead Time (t_{dt}) vs. Switching Frequency (f_{sw}) vs. Module Case Temperature (T_c), V_{DD} = 25 V_{DC} , Half-Bridge Configuration (Refer to Fig. 23).




Figure 22. Maximum Dead Time (t_{dt}) vs. Switching Frequency (f_{sw}) vs. Module Case Temperature (T_c) , $I_o = 10$ A, Half-Bridge Configuration (Refer to Fig. 21).



Radiation Characteristics


The **72-001-GAM02** is a Radiation Hardness-Assured 50 V_{DC}/10 A Dual Independent Low- and High-Side Power Driver Module.

- EPC Space's 72-001-GAM02 internally utilizes eGaN HEMT technology designed, fabricated and tested per Mil-Std-750 Method 1019 for total ionizing dose validation with total ionizing with an in-situ Gamma Bias for (i) V_{GS} = 5V, (ii) V_{DS} = V_{GS} = 0 V and (iii) V_{DS} = 80% B_{VDSS}.
- Under the above prescribed conditions EPC Space can guarantee parametric data limits as outlined within the 72-001-GAM02
 datasheet with the additional pre/post radiation effects guarantee under a best practice commercial screened reliability level in a non-hermetic package outline.


When incorporating EPC Space radiation validated/assured HEMT materials, the **72-001-GAM02** is "guaranteed by designed" to survive High Dose Rate TID to levels of 100 kRad (Si) with Single Event Immunity to:

Heavy Ion: Au, LET (Si)= 83.7, 2482 MeV, Range = 130 μ m -- **Up to 100 V**_{DS} **Voltage Maximum**.

Thermal Characteristics




23. Typical Low- or High-Side Power eGAN® HEMT Normalized Junction-to-Case Thermal Impedance



24. Typical Low- or High-Side Catch Schottky Normalized Junction-to-Case Thermal Impedance



Package Outline and Dimensions



Note: All dimensions are in inches ALL tolerances +/- 0.010

Figure 25. 72-001-GAM02 Package Outline and Dimensions

The novel I/O "pillar" pads fabricated onto the pad-side surface of the 72-001-GAM02 module are designed to provide optimal electrical, thermal and mechanical properties for the end-use system designer. To achieve the full benefit of these properties, it is important that the 72-001-GAM02 module be soldered to the PCB motherboard using SN63 (or equivalent) solder. Care should be taken during processing to insure there is minimal solder voiding in the contacts to the V_{DD} (pin 11), T_{OUT} (pin 12), B_{OUT} (pin 13) and PGND (Pin 14) pads on the module. The recommended pad dimensions and locations are shown in

Figure 26. All dimensions are shown in inches.




Figure 26. Recommended PCB Solder Pad Configuration (Top View)

EPC · SPACE

Sn63/Pb37 No Clean Solder Paste Typical Example Profile




Figure 28. Sn63/Pb37 No Clean Solder Paste Typical Reflow Example Profile.

Preheat Zone – The preheat zone, is also referred to as the ramp zone, and is used to elevate the temperature of the PCB to the desired soak temperature. In the preheat zone the temperature of the PCB is constantly rising, at a rate that should not exceed 2.5°C/sec. The oven's preheat zone should normally occupy 25-33% of the total heated tunnel length.

The Soak Zone – normally occupies 33-50% of the total heated tunnel length exposes the PCB to a relatively steady temperature that will allow the components of different mass to be uniform in temperature. The soak zone also allows the flux to concentrate and the volatiles to escape from the paste.

The Reflow Zone – or spike zone is to elevate the temperature of the PCB assembly from the activation temperature to the recommended peak temperature. The activation temperature is always somewhat below the melting point of the alloy, while the peak temperature is always above the melting point.

Reflow – Best results achieved when reflowed in a *forced air convection* oven with a minimum of 8 zones (top & bottom), however reflow is possible with a four (4)-zone oven (top & bottom) with the recommended profile for a forced air convection reflow process. The melting temperature of the solder, the heat resistance of the components, and the characteristics of the PCB (i.e. density, thickness, etc.) determine the actual reflow profile. Note: 72-001-GAM02 solder attachment has a maximum peak dwell temperature of 230°C limit, exceeding this maximum peak temperature can cause damage to the module.

Reflow Process Disclaimer

The profile is as stated "Example". The-end user can optimize reflow profiling based against the actual solder paste and reflow oven used. EPC Space assumes no liability in conjunction with the use of this profile information.



Disclaimers

EPC Space Corporation, its affiliates, agents, employees, and all persons acting on its or their behalf (collectively, "EPC Space"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. EPC Space makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose. To the maximum extent permitted by applicable law, EPC Space disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on EPC Space market knowledge of typical requirements that are often placed on similar technologies in generic applications. Product specifications do not expand or otherwise modify EPC Space terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, EPC Space products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the EPC Space product could result in personal injury or death. Customers using EPC Space products not expressly indicated for use in such applications do so at their own risk. Please contact authorized EPC Space personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of EPC Space. Product names and markings noted herein may be trademarks of their respective owners.

Export Administration Regulations (EAR)

The products described in this datasheet could be subjected to the Export Administration Regulations (EAR). They may require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

International Traffic in Arms Regulations (ITAR)

The products described in this datasheet could be subjected to the International in Arms Regulations (ITAR). They require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Patents

EPC Corporation and EPC Space hold numerous worldwide patents. Any that apply to the product(s) listed in this document are identified by markings on the product(s) or on internal components of the product(s) in accordance with local patent laws.

eGaN® is a registered trademark of Efficient Power Conversion Corporation, Inc. Data and specification subject to change without notice.