

Features

- 3.3 x 3.3 mm QFN package
- Very low on-resistance $R_{DS(on)}$
- Logic Level
- Light Weight
- Ultra-low Q_G
- PQFN Package with Backside Thermal Pad




Applications

- High DC-DC Conversion
- Synchronous Rectifiers
- Servers
- Artificial Intelligence

Thermal Characteristics

Symbol	Parameter-Conditions	Value	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Case TOP)	0.35	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board (Case BOTTOM)	1.6	



EPC7050PCC

eGaN® FET in a
Plastic Surface Mount
18 V, 101 A, 0.33 mΩ

Description

EPC's eGaN® power switching HEMTs have been specifically designed for critical applications in DC-DC conversion. These devices have exceptionally high electron mobility and a low temperature coefficient resulting in very low $R_{DS(on)}$ values. The lateral structure of the die provides for very low gate charge (Q_G) and extremely fast switching times. These features enable faster power supply switching frequencies resulting in higher power densities, higher efficiencies and more compact packaging.

Maximum Rating

Symbol	Parameter-Conditions	Value	Units
V_{DS}	Drain-to-Source Voltage (Note 1)	18	V
$V_{DS(tr)}$	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	22	
I_D	Continuous Drain Current at $V_{GS} = 5\text{ V}$	101	A
	Pulsed (25°C, $T_{PULSE} = 300\text{ }\mu\text{s}$)	783	
V_{GS}	Gate-to-Source Voltage	+6 / -4	V
T_J	Operating Temperature	-40 to 150	°C
T_{STG}	Storage Temperature	-40 to 150	

(1) Pulsed repetitively, duty cycle factor (DC_{Factor}) $\leq 1\%$;
See Figure 13 and [Reliability Report Phase 16](#), Section 3.2.6

Static Characteristics# ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Drain to Source Voltage	B_{VDSS}	$V_{GS} = 0\text{ V}$, $I_D = \text{TBD}$	18			V
Drain to Source Leakage	I_{DSS}	$V_{GS} = 0\text{ V}$, $V_{DS} = 18\text{ V}$		0.17		mA
		$V_{GS} = 0\text{ V}$, $V_{DS} = 18\text{ V}$, $T_J = 125^\circ\text{C}$				
Gate to Source Forward Leakage	I_{GSS}	$V_{GS} = 5\text{ V}$		0.04		
Gate to Source Forward Leakage		$V_{GS} = 5\text{ V}$, $T_J = 125^\circ\text{C}$				
Gate to Source Reverse Leakage		$V_{GS} = -2\text{ V}$		0.3		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 25\text{ mA}$	0.8	1.1	2.5	V
Drain to Source On Resistance (Note 3)	$R_{DS(on)}$	$V_{GS} = 5\text{ V}$, $I_D = 30\text{ A}$		0.32	0.35	m Ω
Source to Drain Forward Voltage	V_{SD}	$I_S = 0.5\text{ A}$, $V_{GS} = 0\text{ V}$		1.4		V

Dynamic Characteristics# ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Input Capacitance	C_{ISS}	$V_{DS} = 9\text{ V}$, $V_{GS} = 0\text{ V}$		4301		pF
Reverse Transfer Capacitance	C_{RSS}			121		
Output Capacitance	C_{OSS}			1677		
Effective Output Capacitance, Energy Related (Note 4)	$C_{OSS(ER)}$	$V_{DS} = 0\text{ to }9\text{ V}$, $V_{GS} = 0\text{ V}$		2000		
Effective Output Capacitance, Time Related (Note 5)	$C_{OSS(TR)}$			2125		
Gate Resistance	R_g			0.1		Ω
Total Gate Charge (Note 6)	Q_G	$V_{DS} = 9\text{ V}$, $V_{GS} = 5\text{ V}$, $I_D = 30\text{ A}$		26		nC
Total Gate Charge Synchronous (Note 6)	$Q_{G\text{ SYNC}}$	$V_{DS} = 0\text{ V}$, $V_{GS} = 5\text{ V}$, $I_D = 0\text{ A}$		24		
Gate-to-Source Charge	Q_{GS}	$V_{DS} = 9\text{ V}$, $I_D = 30\text{ A}$		8.9		
Gate to Drain Charge (Note 7)	Q_{GD}			2.1		
Gate Charge at Threshold	$Q_{G(TH)}$			7.1		
Output Charge (Note 6)	Q_{OSS}	$V_{DS} = 9\text{ V}$, $V_{GS} = 0\text{ V}$		19		
Source to Drain Recovery Charge (Note 6)	Q_{RR}			0		

All measurements were done with substrate connected to source.




Figure 1: Typical Output Characteristics at 25°C




Figure 2: Typical Transfer Characteristics




Figure 3: Typical $R_{DS(on)}$ vs. V_{GS} for Various Drain CurrentsFigure 4: Typical $R_{DS(on)}$ vs. V_{GS} for Various Temperatures

Figure 5a: Typical Capacitance (Linear Scale)




Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and C_{OSS} Stored Energy





Figure 7: Typical Gate Charge



Negative gate drive voltage increases the reverse drain-source voltage.
EPC recommends 0V for OFF

Figure 8: Typical Reverse Drain-Source Characteristics




Figure 9: Typical Normalized On-State Resistance vs. Temperature





Figure 10: Typical Normalized Threshold Voltage vs. Temp.



$T_J = \text{Max Rated}, T_c = +25^\circ C, \text{Single Pulse}$

Figure 11: Safe Operating Area




Figure 12: Typical Transient Thermal Response Curves

Typical Thermal Concept

The EPC7050PCC can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. **Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.**

Recommended best practice thermal solutions are covered in detail in [How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf](#).




Figure 13: Exploded view of heatsink assembly using screws





Figure 14: A cross-section image of dual sided thermal solution

Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI

The thermal design can be optimized by using the [GaN FET Thermal Calculator](#) on EPC's website.

TAPE AND REEL CONFIGURATION


8 mm pitch, 12 mm wide tape on 7" reel



Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.




Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

Part Marking



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC7050PCC	7050	YYYY	ZZZA

PACKAGE OUTLINE AND DIMENSIONS





Front View

Side View

Top View

Bottom View



*The exposed die is the silicon substrate that is internally connected to the source.
It is not recommended to use it as an electrical connection

SYMBOL	Dimension (mm)				Note
	MIN	Nominal	MAX		
A	0.60	0.65	0.70		
A1	0.00	0.02	0.05		
A3			0.25		
b	0.25	0.30	0.35	4	
b1	0.35	0.40	0.45	4	
b2	0.45	0.50	0.55	4	
D	3.20	3.30	3.40		
E	3.20	3.30	3.40		
e		0.65			BSC
e1		0.70			BSC
e2		1.13			BSC
L1	1.235	1.335	1.435		
L2	0.45	0.55	0.65		
L3	2.90	3.00	3.10		
L4	2.15	2.25	2.35		

SYMBOL	Dimension (mm)				Note
	MIN	Nominal	MAX		
K1		0.835			REF
K2		0.15			REF
K3		0.20			REF
K4		0.35			REF
K5		0.63			REF
K6		0.35			REF
aaa		0.05			
eee		0.08			
N		3			3

Notes:

- Dimensioning and tolerancing conform to ASME Y14.5-2009
- All dimensions are in millimeters
- N is the total number of terminals
- △4. Dimension **b** applies to the metallized terminal. If the terminal has a radius on the other end of it, dimension **b** should not be measured in that radius area.
- △5. Coplanarity applies to the terminals and all the other bottom surface metallization.
- △6. Lead plating is NiPdAu (1.5/0.01/0.005 μm min). Au as the finish.

A diagram of a three-story building layout. The building is divided into three main colored zones: a grey zone labeled '1' at the top left, a blue zone labeled '2' at the bottom left, and a red zone labeled '3' on the right side. The zones are separated by white corridors and walls. The red zone (3) is the largest and occupies the right half of the building. The blue zone (2) is on the bottom left, and the grey zone (1) is on the top left. The zones are connected by a central white corridor.

PIN	DESCRIPTION
1	Gate
2	Source
3	Drain

Legend:

- Part Outline
- Mask Opening

Radius = 0.05

Land pattern is solder mask defined

Technical drawing of a rectangular plate with dimensions and hole specifications. The plate has overall dimensions of 1.735x0.5. The drawing shows a central rectangular area with a blue border, and a grid of holes. The holes are specified by their dimensions and quantities:

- Top-left hole: 0.75x0.27 (1 hole)
- Top-right hole: 0.62x0.35 (3X)
- Bottom-left hole: 0.538x2.255 (2X)
- Bottom-right hole: 0.538x1.38 (4X)
- Central holes: 0.35x0.47 (8X)

The drawing also includes various dimension lines and values, such as 1.300, 0.35x0.42, 0.575, 0.050, 0.343, 0.700, 1.350, 1.825, 1.201, 0.590, 0.484, 0.000, 0.484, 0.390, 1.201, 1.825, 0.780, 0.650, 0.000, 0.650, 0.780, 1.300, 1.825, and R0.050.

Legend:

Part Outline


Stencil Opening

The recommended stencil should be 4mils (100 μm) thick, must be laser cut, and have openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metal content.

RECOMMENDED COPPER DRAWING

(units in mm)



Legend:
Part Outline
Copper
Radius = 0.05

- Note 1. Never exceed the absolute maximum V_{DS} of the device otherwise permanent damage/destruction may result.
- Note 2. Never exceed the absolute maximum V_{GS} of the device otherwise permanent damage/destruction may result. We recommend a V_{GS} of 5 V for optimum operation across life and radiation.
- Note 3. Measured using four wire (Kelvin) sensing and pulse measurement techniques. Measurement pulse width is 80 μ s and duty cycle is 1%, maximum.
- Note 4. $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .
- Note 5. $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .
- Note 6. Guaranteed by design/device construction. Not Tested.
- Note 7. The gate charge parameters are measured based on the MIL-STD-750.3471 Condition B. A high speed constant gate current (I_{const}) is provided to the Gate of the DUT during the time that the ground switch (G_S) is OFF (t_{off}). The DUT is switched ON and OFF using ground-sensed switch G_S . The gate current is adjusted to yield the desired charge per unit time ($I_{const} \cdot \text{time per division}$) on the measuring oscilloscope. The G_S pulse drive ON time (t_{on}) is adjusted for the desired observability of the gate-source voltage (V_{GS}) waveform. The maximum duty cycle of the ground switch (t_{off}/t_{on}) should be set to 1% maximum. Please note that all gate-related signals are referenced to the "Source Sense" pin on the package. At all times during the measurement, the maximum gate-source voltage is clamped to 5 V_{DC} .

Disclaimers

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. EPC Space Corporation, its affiliates, agents, employees, and all persons acting on its or their behalf (collectively, "EPC Space"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. EPC Space makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose. To the maximum extent permitted by applicable law, EPC Space disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on EPC Space market knowledge of typical requirements that are often placed on similar technologies in generic applications. Product specifications do not expand or otherwise modify EPC Space terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, EPC Space products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the EPC Space product could result in personal injury or death. Customers using EPC Space products not expressly indicated for use in such applications do so at their own risk. Please contact authorized EPC Space personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of EPC Space. Product names and markings noted herein may be trademarks of their respective owners.

Export Administration Regulations (EAR)

The products described in this datasheet are subject to the U.S. Export Administration Regulations (EAR), 15 C.F.R. Pts 730-774, and are classified in ECCN 9A515.e. These products may not be exported, reexported, or transferred (in country) to any foreign country, or foreign entity, by any means, except in accordance with the requirements of such regulations.

Patents

EPC Corporation and EPC Space hold numerous worldwide patents. Any that apply to the product(s) listed in this document are identified by markings on the product(s) or on internal components of the product(s) in accordance with local patent laws.

eGaN® is a registered trademark of Efficient Power Conversion Corporation, Inc. Data and specification subject to change without notice.

Information subject to change without notice.

Change Log

Status	Version	Date	Remark
1.0	Updated figures 1-12	19 August 2026	Production Release
1.0	Preliminary datasheet	24 April 2026	Production Release