

Features

- 200 V
- Low $R_{DS(on)}$
- 3 x 5 mm QFN package
- Exposed top for top-side thermal management
- Moisture rating MSL1
- Enhanced thermal-max package



Applications

- Satellite and avionics
- Deep space probes
- High speed DC-DC conversion
- Motor controllers

Benefits

- Ultra high efficiency
- No reverse recovery
- Ultra low Q_G
- Small footprint
- Excellent thermal


Application Notes

- Easy-to-use and reliable gate, Gate Drive ON = 5 V typical, OFF = 0 V (negative voltage not needed)
- Top of FET is electrically connected to source

Thermal Characteristics

Symbol	Parameter-Conditions	Value	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Case TOP)	0.2	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board (Case BOTTOM)	1.5	
$R_{\theta JA_JEDEC}$	Thermal Resistance, Junction-to- Ambient (using JEDEC 51-2 PCB)	45	
$R_{\theta JA_EVB}$	Thermal Resistance, Junction-to- Ambient (using EPC90142 EVB)	21	

PRELIMINARY



EPCS5003PAC
eGaN[®] FET in a
Plastic Surface Mount
200 V, 133 A, 5 mΩ

Description

The EPCS5003PAC is a plastic QFN device with an exposed top for excellent thermal management. It is tailored to high frequency DC-DC motor drive applications.

The thermal resistance to case top is ~0.2 °C/W, resulting in excellent thermal behavior and easy cooling. The device features an enhanced PQFN “Thermal-Max” package. The exposed top enhances top-side thermal management and the side-wettable flanks guarantee that the complete side-pad surface is wetted with solder during the reflow soldering process, which protects the copper and allows soldering to occur on this external flank area for easy optical inspection.

Compared to a Si MOSFET, the footprint of 15 mm² is less than half of the size of the best-in-class Si MOSFET with similar $R_{DS(on)}$ and voltage rating, Q_G and Q_{GD} are significantly smaller and Q_{RR} is 0. This results in lower switching losses and lower gate driver losses. Moreover, EPCS5003PAC is very fast and can operate with deadtime less than 10 ns for higher efficiency and $Q_{RR} = 0$ is a big advantage for reliability and EMI. In summary, EPCS5003PAC allows the highest power density due to enhanced efficiency, smaller size, and higher switching frequency for smaller inductor and fewer capacitors.

The EPCS5003PAC enables designers to improve efficiency and save space. The excellent thermal behavior enables easier and lower cost cooling. The ultra-low capacitance and zero reverse recovery of the eGaN[®] FET enables efficient operation in many topologies. Performance is further enhanced due to the small, low inductance footprint.

Maximum Rating

Symbol	Parameter-Conditions	Value	Units
V_{DS}	Drain-to-Source Voltage (Note 1)	200	V
$V_{DS(tr)}$	Drain-to-Source Voltage (Repetitive Transient) ⁽¹⁾	220	
I_D	Continuous ($T_J \leq 125^\circ\text{C}$)	133	A
	Pulsed (25°C , $T_{PULSE} = 300 \mu\text{s}$)	260	
V_{GS}	Gate-to-Source Voltage (Note 2)	+6 / -4	V
T_J	Operating Temperature	-40 to 150	°C
T_{STG}	Storage Temperature	-55 to 175	

⁽¹⁾ Pulsed repetitively, duty cycle factor (DC_{Factor}) $\leq 1\%$;

See Figure 13 and [Reliability Report Phase 16](#), Section 3.2.6

Static Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Drain to Source Voltage	B_{VDSS}	$V_{GS} = 0 \text{ V}$, $I_D = 500 \mu\text{A}$	200			V
Drain to Source Leakage	I_{DSS}	$V_{DS} = 160 \text{ V}$, $V_{GS} = 0 \text{ V}$		0.008	0.5	mA
Gate to Source Forward Leakage	I_{GSS}	$V_{GS} = 5 \text{ V}$		0.03	0.85	
Gate to Source Forward Leakage		$V_{GS} = 5 \text{ V}$, $T_J = 125^\circ\text{C}$		0.25	1.8	
Gate to Source Reverse Leakage		$V_{GS} = -4 \text{ V}$		0.04	0.5	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 9 \text{ mA}$	0.8	1.5	2.5	V
Drain to Source On Resistance (Note 3)	$R_{DS(on)}$	$V_{GS} = 5 \text{ V}$, $I_D = 30 \text{ A}$		3.5	5	mΩ
Source to Drain Forward Voltage	V_{SD}	$I_S = 0.5 \text{ A}$, $V_{GS} = 0 \text{ V}$		1.8	3	V

Dynamic Characteristics[#] ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Input Capacitance	C_{ISS}	$V_{DS} = 100 \text{ V}$, $V_{GS} = 0 \text{ V}$		2669	3390	pF
Reverse Transfer Capacitance	C_{RSS}			4		
Output Capacitance	C_{OSS}			704	1010	
Effective Output Capacitance, Energy Related (Note 4)	$C_{OSS(ER)}$	$V_{DS} = 0 \text{ to } 100 \text{ V}$, $V_{GS} = 0 \text{ V}$		910		
Effective Output Capacitance, Time Related (Note 5)	$C_{OSS(TR)}$			1194		
Gate Resistance (Note 6)	R_G			0.4		Ω
Total Gate Charge (Note 6)	Q_G	$V_{DS} = 100 \text{ V}$, $V_{GS} = 5 \text{ V}$, $I_D = 30 \text{ A}$		21	26	nC
Gate to Source Charge (Note 7)	Q_{GS}	$V_{DS} = 100 \text{ V}$, $I_D = 30 \text{ A}$		7.5		
Gate to Drain Charge (Note 7)	Q_{GD}			2		
Gate Charge at Threshold (Note 7)	$Q_{G(th)}$			5.2		
Output Charge (Note 6)	Q_{OSS}	$V_{DS} = 100 \text{ V}$, $V_{GS} = 0 \text{ V}$		120	145	
Source to Drain Recovery Charge (Note 6)	Q_{RR}			0		

All measurements were done with substrate connected to source.




Figure 1: Typical Output Characteristics at 25°C




Figure 2: Typical Transfer Characteristics




Figure 3: Typical $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents




Figure 4: Typical $R_{DS(on)}$ vs. V_{GS} for Various Temperatures




Figure 5a: Typical Capacitance (Linear Scale)




Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and C_{OSS} Stored Energy




Figure 7: Typical Gate Charge




Figure 8: Typical Reverse Drain-Source Characteristics




Figure 9: Typical Normalized On-State Resistance vs. Temperature




Figure 10: Typical Normalized Threshold Voltage vs. Temperature




Figure 11: Safe Operating Area




Figure 12: Typical Transient Thermal Response Curves





Figure 13: Typical Transient Thermal Response Curves



1% is the ratio between T_O (overvoltage duration) and T_S (one switching period).

Figure 14: Duty Cycle Factor (DC_{Factor}) Illustration for Repetitive Overvoltage Specification

Layout Characteristics

GaN transistors generally behave like power MOSFETs, but at much higher switching speeds and power densities, therefore layout considerations are very important, and care must be taken to minimize layout parasitic inductances. The recommended design utilizes the first inner layer as a power loop return path. This return path is located directly beneath the top layer's power loop allowing for the smallest physical loop size. This method is also commonly referred to as flux cancellation. Variations of this concept can be implemented by placing the bus capacitors either next to the high side device, next to the low side device, or between the low and high side devices, but in all cases the loop is closed using the first inner layer right beneath the devices.

A similar concept is also used for the gate loop, with the first inner layer used as a reference for the gate loop under the gate resistors and the relative pins of the gate driver: ground for the bottom FET and switch node for the top FET.

Furthermore, to minimize the common source inductance between power and gate loops, the power and gate loops are laid out perpendicular to each other, and a via next to the source pad closest to the gate pad is used as Kelvin connection for the gate driver return path.




Figure 15: Inner Vertical Layout for Power and Gate Loops

Detailed recommendations on layout can be found on EPC's website: [Optimizing PCB Layout with eGaN FETs.pdf](#)

Typical Switching Behavior

The following typical switching waveforms are captured in these conditions:

- Gate driver: NCP51820 with 1A source and 2A sink capability
- External $R_G(\text{ON}) = 1 \Omega$, $R_G(\text{OFF}) = 0 \Omega$
- $V_{\text{IN}} = 160 \text{ V}$, $I_L = 25 \text{ A}$




Figure 16: Typical half-bridge voltage switching waveforms

Typical Thermal Concept

The EPCS5003PAC can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. **Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.**

Recommended best practice thermal solutions are covered in detail in [How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf](#).




Figure 17: Exploded view of heatsink assembly using screws





Figure 18: A cross-section image of dual sided thermal solution

Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI


The thermal design can be optimized by using the [GaN FET Thermal Calculator](#) on EPC's website.

TAPE AND REEL
(units in mm)



Type	A	N	C	D	w1	w2	T
8MM	$\varnothing 330 \pm 2$	$\varnothing 100 \pm 2$	$\varnothing 13.1 \pm 0.2$	5.6 ± 0.5	8.4 ± 1.5	14.4	2.1 ± 0.5
12MM	$\varnothing 330 \pm 2$	$\varnothing 100 \pm 2$	$\varnothing 13.1 \pm 0.2$	5.6 ± 0.5	12.4 ± 1.5	18.4	2.1 ± 0.5
16MM	$\varnothing 330 \pm 2$	$\varnothing 100 \pm 2$	$\varnothing 13.1 \pm 0.2$	5.6 ± 0.5	16.4 ± 1.5	22.4	2.1 ± 0.5
24MM	$\varnothing 330 \pm 2$	$\varnothing 100 \pm 2$	$\varnothing 13.1 \pm 0.2$	5.6 ± 0.5	24.4 ± 1.5	30.4	2.1 ± 0.5

Package Outline and Dimensions



*The exposed die is the silicon substrate that is internally connected to the source. It is not recommended to use it as an electrical connection


Symbol	Dimension (mm)			Note
	MIN	NOM	MAX	
A	0.60	0.65	0.70	
A1	0.00	0.02	0.05	
A3			0.25	
b	0.20	0.25	0.30	4
b1	0.30	0.35	0.40	4
D	2.90	3.00	3.10	
E	4.90	5.00	5.10	
e		0.85 BSC		
e1		0.90 BSC		
e2		0.65 BSC		
e3		0.55 BSC		
L1	0.625	0.725	0.825	
L2	1.775	1.875	1.975	

Symbol	Dimension (mm)			Note
	MIN	NOM	MAX	
K		0.40 Ref		
K1		0.15 Ref		
K2		0.60 Ref		
K3		0.40 Ref		
K4		0.30 Ref		
K5		0.25 Ref		
aaa		0.05		
bbb		0.10		
ccc		0.10		
ddd		0.05		
eee		0.08		
N		7		3

Notes:

1. Dimensioning and tolerancing conform to ASME Y14.5-2009
2. All dimensions are in millimeters
3. N is the total number of terminals
4. Dimension b applies to the metalized terminal and a radius on the other end of it, dimension b should not be measured in that radius area.
5. Coplanarity applies to the terminals and all the other bottom surface metallization.
6. Lead plating is NiPdAu (1.5/0.01/0.005 μm min.) Au as the finish.


TRANSPARENT VIEW



PIN	DESCRIPTION
1	Gate
2	Source
3	Drain
4	Source
5	Drain
6	Source
7	Drain

RECOMMENDED LAND PATTERN


(units in mm)



Land pattern is solder mask defined

RECOMMENDED STENCIL DRAWING

(units in mm)




Recommended stencil should be 4 mil (100 μm) thick, must be laser cut, openings per drawing. Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

The corner has a radius of 0.1.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

**RECOMMENDED
COPPER DRAWING**
(units in mm)



3D COMPOSITE

Legend:


Part outline

Lead frame

Paste

Mask

Copper



ADDITIONAL RESOURCES AVAILABLE

Solder mask defined pads are recommended for best reliability.




Figure 19: Solder mask defined versus non-solder mask defined pad




Figure 20: Effect of solder mask design on the solder ball symmetry

Additional Resources Available

- Assembly resources: https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf
- Library of Altium footprints for production FETs and ICs:
<https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip>
 (for preliminary device Altium footprints, contact EPC Space)

EPC Space reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: <https://epc-co.com/epc/about-epc/patents>

Information subject to change without notice.

- Note 1. Never exceed the absolute maximum V_{DS} of the device otherwise permanent damage/destruction may result.
- Note 2. Never exceed the absolute maximum V_{GS} of the device otherwise permanent damage/destruction may result. We recommend a V_{GS} of 5 V for optimum operation across life and radiation.
- Note 3. Measured using four wire (Kelvin) sensing and pulse measurement techniques. Measurement pulse width is 80 μ s and duty cycle is 1%, maximum.
- Note 4. $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .
- Note 5. $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .
- Note 6. Guaranteed by design/device construction. Not Tested.
- Note 7. The gate charge parameters are measured based on the MIL-STD-750.3471 Condition B. A high speed constant gate current (I_{const}) is provided to the Gate of the DUT during the time that the ground switch (G_S) is OFF (t_{off}). The DUT is switched ON and OFF using ground-sensed switch G_S . The gate current is adjusted to yield the desired charge per unit time ($I_{const} \cdot \text{time per division}$) on the measuring oscilloscope. The G_S pulse drive ON time (t_{on}) is adjusted for the desired observability of the gate-source voltage (V_{GS}) waveform. The maximum duty cycle of the ground switch (t_{off}/t_{on}) should be set to 1% maximum. Please note that all gate-related signals are referenced to the "Source Sense" pin on the package. At all times during the measurement, the maximum gate-source voltage is clamped to 5 V_{DC} .

Disclaimers

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. EPC Space Corporation, its affiliates, agents, employees, and all persons acting on its or their behalf (collectively, "EPC Space"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. EPC Space makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose. To the maximum extent permitted by applicable law, EPC Space disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on EPC Space market knowledge of typical requirements that are often placed on similar technologies in generic applications. Product specifications do not expand or otherwise modify EPC Space terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, EPC Space products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the EPC Space product could result in personal injury or death. Customers using EPC Space products not expressly indicated for use in such applications do so at their own risk. Please contact authorized EPC Space personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of EPC Space. Product names and markings noted herein may be trademarks of their respective owners.

Export Classification: EAR 99

Patents

EPC Corporation and EPC Space hold numerous worldwide patents. Any that apply to the product(s) listed in this document are identified by markings on the product(s) or on internal components of the product(s) in accordance with local patent laws.

eGaN[®] is a registered trademark of Efficient Power Conversion Corporation, Inc. Data and specification subject to change without notice.

Information subject to change without notice.

Change Log

Status	Version	Date	Remark
1.0	Preliminary	16 February 2026	Preliminary Release