The documentation and process conversion measures necessary to comply with this document shall be completed by 24 July 2025.

INCH-POUND
MIL-PRF-19500/782
w/AMENDMENT 1
24 April 2025
MIL-PRF-19500/782
24 July 2024

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, GALLIUM NITRIDE, HIGH ELECTRON MOBILITY TRANSISTOR (HEMT), RADIATION HARDENED, ENHANCEMENT MODE,

* TYPES 2N7667UFB, 2N7668UFB, 2N7669UFB, QUALITY LEVELS JANTX, JANTXV, JANS, JANHC, AND JANKC

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

- * 1.1 <u>Scope</u>. This specification covers the performance requirements for an enhancement-mode Gallium Nitride, radiation hardened (Total Dose and Single Event Effects (SEE)), High Electron Mobility Transistor (HEMT). Three levels of product assurance (JANTX, JANTXV, and JANS) are provided for each encapsulated device type as specified in MIL-PRF-19500, and two levels of product assurance (JANHC and JANKC) are provided for each unencapsulated device type. Enhancement Mode Gallium Nitride devices are not sensitive to total ionizing dose and will be provided as level H for JANTX, JANTXV, and JANS product assurance levels.
- 1.2 <u>Package outlines</u>. The device package for the encapsulated device types are as follows: (UFBC) in accordance with figure 1. The dimensions and topography for JANHC and JANKC unencapsulated die is as follows: The A version die in accordance with figure 2 and figure 3.
- * 1.3 Maximum ratings. Unless otherwise specified, T_A = +25°C.

Туре	P _T T _C = +25°C (1)	P _T T _A = +25°C (free Air)	R _θ JC (2)	V _{DS}	V _G s	I _{D1} T _C = +25°C (3)	I _{D2} T _C = +100°C (3)	I _D Pulse (4)	TJ and Ts⊤g
	<u>W</u>	<u>W</u>	°C/W	V dc	V dc	A dc	A dc	A (pk)	<u>°C</u>
2N7667UFBC	56	2.78	2.25	40	-4, +6	30	19	120	-55
2N7668UFBC	56	2.78	2.25	100	-4, +6	30	18	120	to
2N7669UFBC	31	2.23	4.02	200	-4, +6	18	11	72	+150

- (1) Derate linearly by 0.45W/°C for T_c > +25°C for 2N7667 and 2N7668 and 0.25W/°C for 2N7669.
- (2) See figure 4, thermal impedance curves.
- (3) The following formula derives the maximum theoretical I_D limit: I_D may be limited by package
- (4) Single pulse Drain Current with a t_{pulse} 80 µs.

$$I_D = \sqrt{\frac{T_{JM} - T_C}{(R_{\theta JC}) * (r_{DS(on)} \text{ at } T_{JM})}}$$

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil/.

AMSC N/A
DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

FSC 5961

* 1.4 Primary electrical characteristics. Unless otherwise specified, T_C = +25°C.

Туре	V _{DS} rated	VGS (th)1	Max IDSS1	Max $r_{DS(on)}(1)$ $V_{GS} = 5.0 \text{ V dc}$ $I_{D} = I_{D1}$		Max Dr _{DS(on)} V _{GS} =5.0 V (2)
		$V_{DS} = V_{GS}$ $I_{D} = 5 \text{ mA dc}$	V _{GS} = 0 V V _{DS} = 100% rated V _{DS}	T _J = +25°C	T _J = +125°C	T _J = +25°C VDS(off) = VDS rated
	<u>V dc</u>	<u>V dc</u> <u>Min</u> <u>Max</u>	μA dc	<u>Ohm</u>	<u>Ohm</u>	<u>Ohm</u>
2N7667UFBC	40	0.8 2.5	400	0.01	0.020	0.030
2N7668UFBC	100	0.8 2.5	250	0.016	0.029	0.032
2N7669UFBC	200	0.8 2.5	250	0.030	0.054	0.046

- (1) Pulsed (see 4.5.1).
- * (2) According to JEP173 within 10µs.
- 1.5 <u>Part or Identifying Number (PIN)</u>. The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.
- * 1.5.1 <u>JAN certification mark and quality level for encapsulated devices</u>. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANTX", "JANTXV" and "JANS".
- 1.5.1.2 Quality level designators for unencapsulated devices (die). The quality level designators for unencapsulated devices (die) that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANHC" and "JANKC".
- 1.5.2 <u>Radiation hardness assurance (RHA) designator</u>. The RHA levels that are applicable for this specification sheet from lowest to highest are as follows: "H".
- 1.5.3 <u>Device type</u>. The designation system for the device types of transistors covered by this specification sheet are as follows.
- 1.5.3.1 <u>First number and first letter symbols</u>. The transistors of this specification sheet use the first number and letter symbols "2N".
- 1.5.3.2 <u>Second number symbols</u>. The second number symbols for the transistors covered by this specification sheet are as follows: "7667" and "7668", and "7669".
 - 1.5.4.3 Suffix letters. The following suffix letters are incorporated in the PIN for this specification sheet:

UFBC	Indicates a 4 pad surface mount package with ceramic lid.
------	---

- 1.5.5 <u>Lead finish</u>. The lead finishes applicable to this specification sheet are listed on <u>QPDSIS-19500</u>.
- 1.5.6 <u>Die identifiers for unencapsulated devices (manufacturers and critical interface identifiers)</u>. The manufacturer die identifiers that are applicable for this specification sheet are "A".

- 1.6 <u>Radiation features</u>. The following radiation features are applicable for RHA devices supplied to this specification sheet.
- 1.6.1 <u>Maximum total ionizing dose (TID)</u>. The maximum TID that RHA devices were tested to in accordance with condition A (dose rate = 50 to 300 rad(Si)/s) of method 1019 of MIL-STD-750 are as follows:

1.6.2 <u>Heavy ion irradiation SEE</u>. SEE testing includes Single-Event Burnout (SEB), Single-Event Dielectric Rupture (SEDR), and Single-Event Gate Rupture (SEGR) tests at the specified linear energy transfer (LET) units. See 6.7 for the specific RHA SEE characterization testing details. The following characterization conditions were used for the testing to the requirements herein:

For device types 2N7667UFBC, 2N7668UFBC, 2N7669UFBC:

* No SEB, SEDR, and SEGR were observed at surface LET (see table IV)≤ 84.6 MeV·cm2/mg (Si) 2/


(In-situ bias conditions: VDS = 40 V and VGS = -4 V)


(In-situ bias conditions: VDS = 100 V and VGS = -4 V

(In-situ bias conditions: VDS = 150 V and VGS = -4 V)

^{1/} Manufacturer supplying these device types have performed characterization testing in accordance with MIL-STD-750, method 1019, condition A (dose rate = 50 - 300 rad(Si)/s). The radiation end point limits are guaranteed only for the conditions as specified in MIL-STD-750, method 1019, condition A to a maximum total ionizing dose level of 1 Mrad(Si). The test is performed per wafer lot on 10 devices per bias.

^{2/} Manufacturer also performed heavy ion SEB, SEDR, and SEGR test at Texas A&M University (TAMU) Radiation Effects Facility in accordance with TM1080 of MIL-STD-750. Limits are characterized at initial qualification and after any design or process changes which may affect the SEE (SEB/SEDR/SEGR) characteristics. This test is performed on every wafer fabrication lot. For more information on SEE (SEB/SEDR/SEGR) test results, customers are requested to contact the manufacturer.







	Dimensions						
Ltr	in	in	mm	mm			
	Min	Max	Min	Max			
Α	.027	.037	0.686	0.940			
В	.073	.083	1.854	2.108			
С	REF	.036	REF	0.914			
D	.122	.132	3.099	3.353			
Е	.132	.142	3.353	3.607			
F	REF	.032	REF	0.812			
G	.082	.092	2.083	2.337			
J	.050	.060	1.270	1.524			
K	.076	.092	1.930	2.337			
L	.215	.225	5.461	5.715			
М	.058	.068	1.473	1.727			
N	REF	.021	REF	0.533			
Р	.145	.155	3.683	3.937			

UFBC Package

NOTES:

- 1. Dimensions are in inches. Millimeters are given for general information only.
- 2. Pad 1 = Gate, Pad 2 = Drain, Pad 3 = Source, Pad 4 = Source Sense.
- 3. Package thickness dimensions are pre solder dip.
 - * FIGURE 1. Physical dimensions, surface mount UFBC.






Pads no. 1 is Gate; Pads no. 3, 5, 7, 9, 11 are Drain; Pads no. 4, 6, 8, 10 are Source; Pad no. 2 is Substrate.

	Dimensions							
Ltr	in	in	in	mm	mm	mm		
	Min	Nom	Max	Min	Nom	Max		
Α	.1604	.1616	.1628	4.075	4.105	4.135		
В	.0631	.0644	.0654	1.602	1.635	1.662		
С	.0543	.0544	.0545	1.379	1.382	1.385		
d	.0227	.0228	.0230	0.577	0.580	0.583		
е	.0093	.0098	.0104	0.235	0.250	0.265		
f	.0077	.0079	.0081	0.195	0.200	0.205		
g	.0157	.0157	.0157	0.400	0.400	0.400		
Н		.027			0.685			
I	.0031	.0039	.0047	0.080	0.100	0.120		
J			.0321			0.815		

NOTES:

- 1. Dimensions are in inches. Millimeters are given for general information only.
- 2. Top metal: 87μm nominal 95Pb5Sn bump on top of 4μm nominal of Aluminum.
- 3. Back metal: N/A
- 4. Substrate pad should be connected to source.

^{*} FIGURE 2. Physical dimensions JANHCA and JANKCA 2N7667 and 2N7668 version die dimensions.



Pad no. 1 is Gate; Pads no. 3, 5, 7 are Drain; Pads no. 4, 6 are Source; Pad no. 2 is Substrate.

	Dimensions							
Ltr	in	in	in	mm	mm	mm		
	Min	Nom	Max	Min	Nom	Max		
Α	.1387	.1399	.1411	3.523	3.553	3.584		
В	.0630	.0643	.0654	1.600	1.633	1.661		
С	.0543	.0544	.0545	1.379	1.382	1.384		
d	.0227	.0228	.0230	0.577	0.579	0.584		
е	.0103	.0109	.0115	0.262	0.277	0.292		
f	.0096	.0098	.0100	0.244	0.249	0.254		
g	.0236	.0236	.0236	0.599	0.599	0.599		
Н		.027			0.685			
I	.0031	.0039	.0047	0.080	0.100	0.120		
J			.0321			0.815		

NOTES:

- 1. Dimensions are in inches. Millimeters are given for general information only.
- 2 Top metal: 87μm nominal 95Pb5Sn bump on top of 4μm nominal of Aluminum.
- 3. Back metal: N/A
- 4. Substrate pad should be connected to source.

^{*} FIGURE 3. Physical dimensions JANHCA and JANKCA 2N7669 version die dimensions.

2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil/).

2.3 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP138	-	User Guidelines for IR Thermal Imaging Determination of Die Temperature
JEP173	-	Dynamic ON-Resistance Test Method Guidelines for GaN HEMT based Power Conversion Devices.
JEP180	-	Guideline for Switching Reliability Evaluation Procedures for Gallium Nitride Power Conversion Devices
JEP186	-	Guideline to Specify a Transient Off-State Withstand Voltage Robustness Indicator in Datasheets for Lateral GaN Power Conversion Devices

(Copies of these documents are available online at https://www.jedec.org or from JEDEC - Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington VA 22201-2107)

2.4 <u>Order of precedence</u>. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.
- 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list before contract award (see 4.2 and 6.3).

3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in <u>MIL-PRF-19500</u> and as follows:

GaN......Gallium Nitride

HEMT......High Electron Mobility Transistor

nCnano Coulomb.

- 3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500 and figure 1 herein.
- 3.4.1 <u>Lead finish</u>. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).
- 3.4.2 <u>Multiple chip construction</u>. Multiple chip construction is not permitted to meet the requirements of this specification.
- * 3.5 <u>Marking</u>. Marking shall be in accordance with <u>MIL-PRF-19500</u>. Marking on the UFBC package shall consist of an abbreviated part number, the date code, and the manufacturer's symbol or logo. The prefixes JANTX, JANTXV and JANS can be abbreviated as JX, JV and JS respectively. The "2N" prefix and the "UFBC" suffix can also be omitted. The radiation hardened designator H, shall immediately precede (or replace) the device "2N" identifier (depending upon degree of abbreviation required).
- 3.6 <u>Electrostatic discharge sensitive (ESDS)</u>. The devices covered by this specification sheet have been classified as ESDS. The devices shall be handled in accordance with the ESD program established to comply with the requirements of <u>MIL-PRF-19500</u> to avoid damage due to the accumulation of static charge. The following handling practices shall be followed:
 - a. Devices shall be handled on benches with conductive handling devices.
 - b. Ground test equipment, tools, and personnel handling devices.
 - c. Do not handle devices by the leads.
 - d. Store devices in conductive foam or carriers.
 - e. Avoid use of plastic, rubber, in HEMT areas.
 - f. Maintain relative humidity above 30 percent if practical.
 - g. Care shall be exercised, during test and troubleshooting, to apply not more than maximum rated voltage to any lead.
 - h. Gate must be terminated to source, R \leq 100 k Ω , whenever bias voltage is to be applied drain to source.
- 3.7 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.
 - 3.8 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table I herein.
- 3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

- 4.1 Classification of Inspections. The inspection requirements specified herein are classified as follows:
 - a. Qualification inspection (see 4.2).
 - b. Screening (see 4.3).
 - c. Conformance inspection (see 4.4 and tables I, II, and III).
- 4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with <u>MIL-PRF-19500</u> and as specified herein.
- 4.2.1 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.
- * 4.2.1.1 <u>SEE</u>. SEE shall be performed at initial qualification, on every wafer fabrication lot, and after process or design changes which may affect radiation hardness (see table III and table IV). Upon qualification, manufacturers shall provide the verification test conditions from section 5 of method 1080 of MIL-STD-750 that were used to qualify the device for inclusion into section 6 of the slash sheet. End-point measurements shall be in accordance with table II, except r_{DS(on)} and V_{SD} may be omitted. 1/ SEE characterization data shall be made available upon request of the qualifying or acquiring activity.
- * 4.2.1.2 <u>SEE wafer lot testing</u>. SEE testing on subsequent wafer fabrication lots shall be tested using a minimum of the ion with the highest surface LET (3 samples for each wafer lot) until sufficient data is collected and approved by the qualifying activity.

* 1/ SEE testing of this design requires mounting bare die on a coupon face up and wire bonding the solder bumps with one mil gold wire. r_{DS(on)} and V_{SD} cannot be tested through 1 mil wire at rated currents.

* 4.3 <u>Screening (JANS, JANTXV, and JANTX, levels only)</u>. Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I

herein. Devices that exceed the limits of table I herein shall not be acceptable.

reieiii. Devices tiiat excee	tu the lithits of table therein shall not be acce	plane.
Screen	Measurements for JANS	Measurements for JANTX, JANTX and JANTXV
4	Method 2006 of MIL-STD-750	
5	Method 2052 of MIL-STD-750	
7	Method 1071 of MIL-STD-750	
9	Subgroup 2 of table I herein IDSS1, IGSSF1, IGSSR1 as minimum	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11 (1)	IGSSF1, IGSSR1, IDSS1, IDSS1, IDSS(ON)1, VGS(TH)1 Subgroup 2 of table I herein.	IGSSF1, IGSSR1, IDSS1, FDS(ON)1, VGS(TH)1 Subgroup 2 of table I herein.
	ΔI_{GSSF1} = ±25 μA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±15 μA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±15 μA dc or ±100 percent of initial value, whichever is greater.	
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A
13 (1)	Subgroups 2 and 3 of table I herein $\Delta I_{GSSF1} = \pm 25~\mu A$ dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 15~\mu A$ dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 15~\mu A$ dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DS(ON)1} = \pm 33$ percent of initial value. $\Delta V_{GS(TH)1} = 700~mV$ or ± 30 percent of initial value, whichever is greater.	Subgroup 2 of table I herein $\Delta I_{GSSF1} = \pm 25~\mu A$ dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 15~\mu A$ dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 15~\mu A$ dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DS(ON)1} = \pm 33~\mu A$ percent of initial value. $\Delta V_{GS(TH)1} = 700~\mu V$ or $\pm 30~\mu A$ percent of initial value, whichever is greater.
14	Dynamic r _{DS(on)} JEP173 Double Pulse, see 4.5.2	
15	Method 1071 of MIL-STD-750, a. test condition A b. fine leak	Method 1071 of MIL-STD-750, a. test condition A b. fine leak
16	Method 2076 of MIL-STD-750, See 4.5.3	Method 2076 of MIL-STD-750, See 4.5.3
17	Subgroup 2 of table I herein	
18	Method 2071 of MIL-STD-750	
\ <u>D</u>	. 20	

⁽¹⁾ Devices containing a gate without an oxide layer may omit deltas in the negative direction from the PDA.

- 4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500.
- 4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with MIL-PRF-19500 and table I herein. Electrical measurements (end-points) shall be in accordance with the inspections of table I herein.
- * 4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTX, JANTXV) of MIL-PRF-19500, and herein.
 - 4.4.2.1 Quality level JANS, table E-VIA of MIL-PRF-19500.

<u>Subgroup</u>	Method	Condition
В3	1051	Test condition G, 100 cycles.
В3	2077	SEM.
B4	1042	Intermittent operation life, condition D, t_{on} = 30 seconds minimum.
B5	1042	Accelerated steady-state gate bias, condition B, V_{GS} = rated V_{GS} ; T_A = +150°C, t = 48 hours minimum.
B5	1042	Accelerated steady-state reverse bias, condition A, V_{DS} = rated V_{DS} ; T_A = +150°C, t = 240 hours minimum.
B5	2037	Not applicable.

4.4.2.2 Quality levels, JANTX and JANTXV, table E-VIB of MIL-PRF-19500.


Subgroup	<u>Method</u>	Condition
B2	1051	Test condition C, 25 cycles.
В3	1042	Intermittent operation life, condition D. t _{on} = 30 seconds minimum.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows.

	Subgroup	Method	Condition
	C2	2036	Terminal strength is not applicable.
*	C2	2017	Die Shear / Die Pull. 6 devices. May be eliminated when sufficient data is collected and approved by qualifying activity.
	C6	1042	Intermittent operation life, condition D. ton = 30 seconds minimum.
	C6	2037	Not applicable.
*	C6	2017	Die Shear / Die Pull. 6 devices. May be eliminated when sufficient data is collected and approved by qualifying activity.

- 4.4.4 <u>Group D inspection</u>. Group D inspection shall be conducted in accordance with table E-VIII of MIL-PRF-19500 and table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table III herein.


- 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.
- 4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.
- * 4.5.2 <u>Dynamic R_{DSON}</u>. The Dr_{DS(on)} is performed according to the Pulse Current Voltage method in JEP173. $V_{GS} = 5.0 \text{ V}$, V_{DS} -stress = 80 percent rated, Stress time = 10 s, t_{on} is determined by tester configuration and should be short enough to not heat the device. t_{d2} should be less than 10 μ s or as fast as possible to avoid trap annealing.



4.5.3 <u>Radiography</u>. Total contact area voids greater than 15% of the total intended contact area is rejectable. If 5% or more of the devices in a JANS inspection lot fail this die attach criteria, the lot shall be reviewed, and appropriate corrective action taken. Any bridging between conductive paths or more than one bridge within a conductive path is rejectable. In addition, if the die attach image shows any unusual anomalies, the lot shall be reviewed, and appropriate corrective action shall be taken.

4.5.4 <u>Switching dynamic RDSon.</u> The switching Dynamic RDS_{ON} is performed within the guidelines of JEP180 in a hard switch test vehicle. The circuit switches a resistive load and monitors RDS_{ON} during the ON time based on the following criteria:

 V_{DS} = 80 percent of rated voltage I_D = 40 - 60 percent of rated current set by resistive load to properly measure the on-state voltage drop T_J = 80°C Duty Cycle = 0.1 percent Frequency \geq 500Hz



* 4.5.5 <u>SEE test circuit</u>: When designing the test circuit for the SEE testing, the gate resistance should be kept as low as possible (less than or equal to 1 Ohm) as shown in the circuit below. This is to prevent the gate from turning on during SEE transient.




TABLE I. Group A inspection.

Inspection <u>1</u> /		MIL-STD-750 or industry standard	Symbol	Limits	Limits	Unit
	Method	Condition	1	Min	Max	
Subgroup 1						
Visual and mechanical inspection Subgroup 2	2071					
Gate to source voltage (threshold)	3403	$V_{DS} = V_{GS}$, $I_D = 5$ mA dc	V _{GS(TH)1}	0.8	2.5	V dc
Gate current	3411	V_{GS} = +6 V dc, bias condition C, V_{DS} = 0	Igss _{F1}		600	μA dc
Gate current	3411	$V_{GS} = -4 \text{ V dc}$, bias condition C, $V_{DS} = 0$	Igssr ₁			
2N7667UFBC 2N7668UFBC 2N7669UFBC					-400 -250 -150	μΑ do μΑ do μΑ do
Drain current	3413	V_{GS} = 0, bias condition C, V_{DS} = 100 percent of rated V_{DS}	I _{DSS1}			
2N7667UFBC 2N7668UFBC 2N7669UFBC					400 250 250	μΑ do μΑ do μΑ do
Static drain to source on-state resistance	3421	V_{GS} = 5 V dc, condition A, pulsed (see 4.5.1), I_D = I_{D1}	rds(ON)1			
2N7667UFBC 2N7668UFBC					0.011 0.016	Ω Ω
2N7669UFBC					0.030	Ω
Dynamic ON- Resistance <u>2/</u> 2N7667UFBC	JEP17 3	See 4.5.2	DR _{DSON}		0.030	Ω
2N7668UFBC 2N7669UFBC					0.030 0.032 0.046	Ω
Forward voltage	4011	V_{GS} = 0, condition A, pulsed (see 4.5.1), I_D = 0.5A	V _{SD}		3.0	V (pk
Subgroup 3 High temperature operation:		T _C = T _J = +125°C				
Gate current	3411	V_{GS} = +6 V dc, bias condition C, V_{DS} = 0	I _{GSSF2}		1	mA d
Gate current	3411	V _{GS} = -4 V dc, bias condition C, V _{DS} = 0	I _{GSSR2}			
2N7667UFBC 2N7668UFBC 2N7669UFBC					-800 -500 -300	μΑ do μΑ do μΑ do
Drain current	3413	V_{GS} = 0, bias condition C, V_{DS} = 80 percent of rated V_{DS}	I _{DSS2}			
2N7667UFBC 2N7668UFBC 2N7669UFBC					1000 500 538	μΑ do μΑ do μΑ do

TABLE I. Group A inspection - Continued.

	Inspection <u>1</u> /	MIL-STD-750 or industry standard		Symbol	Limits	Limits	Unit
		Method	Condition		Min	Max	
	Subgroup 3 – Continued.						
* *	Static drain to source on-state resistance 2N7667UFBC 2N7668UFBC 2N7669UFBC	3421	V_{GS} = 5 V dc, condition A, pulsed (see 4.5.1), I_D = I_{D1}	rds(on)2		0.020 0.029 0.054	Ω Ω Ω
	Gate to source voltage (threshold) Low temperature operation:	3403	$V_{DS} = V_{GS}$, $I_D = 3mA dc$ $T_C = T_J = -55^{\circ}C$	V _{GS(TH)2}	0.7		V dc
	Gate to source voltage (threshold)	3403	$V_{DS} = V_{GS}$, $I_D = 5$ mA dc	V _{GS(TH)3}		3.0	V dc
	Subgroup 4						
	Gate charge	3471	Condition B, $I_D = I_{D1}$, $V_{DD} = 50$ percent rated V_{DS}				
	Total gate charge		F-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	Q_{G}			
	2N7667UFBC 2N7668UFBC 2N7669UFBC					11.4 11 7	nC nC nC
	On gate to source charge			Q _{GS}			
* * *	2N7667UFBC 2N7668UFBC 2N7669UFBC					5.5 5.0 3.5	nC nC nC
	On gate to drain charge 2N7667UFBC 2N7668UFBC 2N7669UFBC			Q _{GD}		3.0 2.9 4.0	nC nC nC
	Capacitance	3431	V_{DS} = 50 percent rated V_{DS}				
	Input Capacitance 2N7667UFBC 2N7668UFBC 2N7669UFBC			C _{ISS}		1300 1000 900	pF pF pF
	Output Capacitance 2N7667UFBC 2N7668UFBC 2N7669UFBC			Coss		900 700 359	pF pF pF
	Reverse Transfer			Crss			
	Capacitance 2N7667UFBC 2N7668UFBC 2N7669UFBC					60 30 13	pF pF pF

 ^{1/} For sampling plan, see MIL-PRF-19500.
 2/ For end-point measurements, this test is required for the following subgroups: Group B, subgroups 5 (JANS).

TABLE II. Group D inspection.

Inspection	MIL-STD-750		MIL-STD-750 Symbol F		Pre-irradiation limits		Post-irradiation limits	
1/2/3/				Н	Н	Н	Н	
Out and the	Method	Conditions		Min	Max	Min	Max	
Subgroup 1 Not applicable								
Subgroup 2		T _C = + 25°C						
Steady-state total dose irradiation (V _{GS} bias) <u>4/</u> Steady-state total dose	1019 1019	Condition A, V _{GS} = 5 V; V _{DS} = 0						
irradiation (V _{DS} bias) 4/	1019	Condition A, $V_{GS} = 0$; $V_{DS} = 80$ percent of rated V_{DS} (pre- irradiation)						
Steady-state total dose irradiation (No bias) 4/	1019	$V_{GS} = V_{DS}$ all shorted						
End-point electricals:								
Gate to source voltage (threshold)	3403	$V_{DS} = V_{GS}$, $I_D = 5 \text{ mA}$ dc	$V_{\text{GS(TH)1}}$	8.0	2.5	0.8	2.5	V dc
Gate current	3411	V_{GS} = +6 V dc, bias condition C, V_{DS} = 0	lgssf1		600		600	μA dc
Gate current	3411	$V_{GS} = -4 \text{ V dc}$, bias condition C, $V_{DS} = 0$	I _{GSSR1}					
2N7667UFBC 2N7668UFBC 2N7669UFBC					-400 -250 -150		-400 -250 -150	μA dc μA dc μA dc
Drain current	3413	V _{GS} = 0, bias condition C.	I _{DSS1}					ľ
2N7667UFBC 2N7668UFBC 2N7669UFBC		V _{DS} = 100 percent of rated V _{DS}			400 250 250		400 250 250	μΑ dc μΑ dc μΑ dc
Static drain to source on-state resistance	3421	V _{GS} = 5 V dc, condition A, pulsed (see 4.5.1), I _D = I _{D1}	rds(on)1					
2N7667UFBC					0.011		0.011	Ω
2N7668UFBC 2N7669UFBC					0.016 0.030		0.016 0.030	Ω Ω
Forward voltage	4011	V_{GS} = 0, condition A, pulsed (see 4.5.1), I_D = 0.5A	V_{SD}		3.0		3.0	V (pk)

^{* 1/} For sampling plan see MIL-PRF-19500.
2/ Group D qualification may be performed prior to lot formation.
3/ At the manufacturer's option, group D samples need not be subjected to the screening tests, and may be assembled in its qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.

^{4/} Separate samples shall be pulled for each bias.


TABLE III. Group E inspection (all quality levels) - for qualification or re-qualification only.

Inspection		MIL-STD-750 or industry standard	Sampl
•	Method	Conditions	plan
Subgroup 1			45 devic
Temperature cycling	1051	Condition G, 500 cycles	
Hermetic seal Fine leak Gross leak	1071		
Electrical measurements		See table I, subgroup 2	
Subgroup 2 1/			45 devid
V _{DS} transient	JEP186	10K Transient pulses at 120% rated V_{DS} voltage. $T_J = 150$ °C. This test may be performed at any	
Steady-state gate bias 4/	1042	time prior to lot formation. Condition B, 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Steady-state reverse bias 4/	1042	Condition A, 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Subgroup 4 IR Thermal Imaging Determination of Die Temperature 5/, 6/ Subgroup 7	JEP138	Thermal impedance curve development and/or characterization.	3 devic
Resistance to soldering heat	2031	Condition I, J, or K	c = 0
Subgroup 10			12 devi
Switching Dynamic Life Test	JEP180	Test conditions shall be derived by the manufacturer. See 4.5.4.	c = 0
Electrical measurements		See table I, subgroup 2	
Subgroup 11			
SEE <u>2</u> / <u>3</u> /	1080	See MIL-STD-750 method 1080, 4.5.5, and 6.2.	
Subgroup 12			4 devic
Surface Mount Device Package Integrity 6/	2039	Condition C, F, T (4 devices each condition)	


^{1/} A separate sample for each test shall be pulled.
2/ Group E qualification of SEE effect testing may be performed prior to lot formation.
3/ Device qualification to a higher level LET is sufficient to qualify all lower level LETs.
4/ For initial qualification perform 2000 hrs and then subsequent Group E testing perform 1000 hrs.

^{5/} An alternate test method, using finite element analysis transient thermal modeling, may be used to develop thermal impedance curves.

^{6/} For initial package qualification.





2N7667UFBC, 2N7668UFBC




2N7669UFBC

FIGURE 4. Thermal impedance graph.






2N7667UFBC 2N7668UFBC




2N7669UFBC


FIGURE 5. Safe-operating-area graph.



* FIGURE 6. <u>Drain Current vs Temperature graph</u>.



* FIGURE 6. <u>Drain Current vs Temperature graph - continued.</u>



* FIGURE 6. <u>Drain Current vs Temperature graph - continued</u>.

5. PACKAGING


5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

- 6.1 <u>Intended use</u>. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
 - 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of this specification.
 - b. Packaging requirements (see 5.1).
 - c. Lead finish (see 3.4.1).
 - d. The complete PIN, see 1.5 and 6.5.
 - e. For acquisition of RHA designated devices, table II, subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract or order.
 - f. If specific SEE characterization conditions are desired (see section 6.7 and table IV), manufacturer's cage code should be specified in the contract or order.
 - g. If SEE testing data is desired, it should be specified in the contract or order.
- 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.dla.mil.

6.4 <u>PIN construction example</u>. The PINs for encapsulated devices are construction using the following form.



6.5 List of PINs.

* 6.5.1 <u>PINs for encapsulated devices</u>. The following is a list of possible PINs for encapsulated devices available on this specification sheet.

PINs for devices of the "TX" quality level	PINs for devices of the "TXV" quality level	PINs for devices of the "S" quality level with					
JANTXH2N7667UFBC	JANTXVH2N7667UFBC	JANSH2N7667UFBC					
JANTXH2N7668UFBC	JANTXVH2N7668UFBC	JANSH2N7668UFBC					
JANTXH2N7669UFBC	JANTXVH2N7669UFBC	JANSH2N7669UFBC					

6.5.2 <u>PINs for unencapsulated devices (die)</u>. The following is a list of possible PINs for unencapsulated devices available on this specification sheet.

PINs for devices of the "JANHC" quality level	PINs for devices of the "JANKC" quality level with
JANHCA2N7667	JANKCA2N7667
JANHCA2N7668	JANKCA2N7668
JANHCA2N7669	JANKCA2N7669

6.6 Cross-reference list. The following table shows the manufacture generic P/N and its associated military P/N.

Generic P/N	Military P/N	Package & Termination Configuration
FBG04N30B	2N7667UFBC	4-pad, Ceramic Lid
FBG10N30B	2N7668UFBC	4-pad, Ceramic Lid
FBG20N18B	2N7669UFBC	4-pad, Ceramic Lid


6.7 Application data.


6.7.1 Manufacturer specific irradiation data. Each manufacturer qualified to this slash sheet has characterized its devices to the requirements of MIL-STD-750 method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the version of method 1080 qualified to, the MIL-STD-750 method 1080 revision version date and conditions used by each manufacturer for characterization have been listed here (see table IV) for information only. SEE conditions and figures listed in section 6 are current as of the date of this specification sheet, please contact the manufacturer for the most recent conditions.

TABLE IV. Manufacturers characterization conditions.


		MIL-STD-750		Sample
Manufactures Inspection cage <u>1</u> /		Method	plan	
8QKQ6	SEE <u>1</u> /	1080	See MIL-STD-750 method 1080.1 dated 20 November 2006. See figure 7	
	Electrical measurements		I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2	3 devices
	SEE irradiation:		Fluence = 1E7 ions/cm ² Flux = 2E3 to 2E4 ions/cm ² /sec, temperature = 25° \pm 5 °C Surface LET = 63 MeV-cm ² /mg (Si) \pm 5.0 %, range =131 µm (Si) \pm 7.5%, energy = 1653 MeV \pm 7.5%	
			In-situ bias conditions: $V_{DS} = 100 \%$ rated, and $V_{GS} = -4 V$ Surface LET = 84.6 MeV-cm ² /mg (Si) ±5 %, range = 130	
			μm (Si) ±7.5%, Energy = 2482 MeV ±10%	
	2N7667UFBC 2N7668UFBC 2N7669UFBC		In-situ bias conditions: VDS = 40 V and VGS = -4 V In-situ bias conditions: VDS = 100 V and VGS = -4 V In-situ bias conditions: VDS = 150 V and VGS = -4 V	
	Electrical measurements		Igssf1, IgssR1, and Inss1	

^{1/} IGSSF1, IGSSR1, and IDSS1 were examined before and following SEE irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.





2N7667UFBC 2N7668UFBC



2N7669UFBC

* FIGURE 7. Cage 8QKQ6 typical SEE response graph.

- 6.8 <u>Request for new types and configurations</u>. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at <u>Semiconductor@dla.mil</u> or DSN 850-6939.
- * 6.9 <u>Amendment notations</u>. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians: Army - CR Navy - SH Air Force - 85 NASA - NA

DLA - CC

Preparing activity: DLA - CC

(Project 5961-2025-027)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.